OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [torture/] [asm-subreg-1.c] - Rev 826

Compare with Previous | Blame | View Log

/* PR middle-end/20491 */
 
/* { dg-do compile } */
/* { dg-skip-if "" { hppa*64*-*-* || sparc-*-vxworks* } "*" "" } */
 
/* Combine used to introduce invalid subregs for the asm input, and
   we'd crash later on, when removing all subregs.  */
 
volatile unsigned short _const_32 [4] = {1,2,3,4};
void
evas_common_convert_yuv_420p_601_rgba()
{
  __asm__ __volatile__ ("" : : "X" (*_const_32));
}
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.