OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [macwlo.cgs] - Rev 841

Compare with Previous | Blame | View Log

# m32r testcase for macwlo $src1,$src2
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global macwlo
macwlo:
        mvi_h_accum0 0, 1
        mvi_h_gr r4, 0x10123
        mvi_h_gr r5, 0x40002

        macwlo r4, r5

        test_h_accum0 0, 0x20247

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.