OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [boards/] [de1_board/] [sw/] [tests/] [uboot/] [de1_or1200.h] - Rev 25

Compare with Previous | Blame | View Log

//
//
//
 
 
#ifndef __DE1_OR1200_H
#define __DE1_OR1200_H
 
/* Register access macros */
#define REG8(add) *((volatile unsigned char *)(add))
#define REG16(add) *((volatile unsigned short *)(add))
#define REG32(add) *((volatile unsigned long *)(add))
 
#define LSR_BASE  ( REG8(0x50000005) )
#define THR_BASE  ( REG8(0x50000000) )
 
 
#endif
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.