URL
https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk
Subversion Repositories pcie_ds_dma
[/] [pcie_ds_dma/] [trunk/] [core/] [adm/] [cl_ambpex5/] [rtl/] [ctrl_adsp_v2_decode_cmd_adr_cs.vhd] - Rev 17
Go to most recent revision | Compare with Previous | Blame | View Log
--------------------------------------------------------------------------------------------------- -- -- Title : ctrl_adsp_v2_decode_cmd_adr_cs -- Author : Dmitry Smekhov, Ilya Ivanov -- Company : Instrumental System -- -- Version : 1.1 --------------------------------------------------------------------------------------------------- -- -- Description : Модуль декодирования сигнала чтения регистра CMD_ADR для Virtex2 -- --------------------------------------------------------------------------------------------------- -- -- Version 1.1 17.06.2005 -- Удалены атрибуты RLOC и компоненты FMAP -- --------------------------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.all; use ieee.std_logic_arith.all; -- synopsys translate_off library ieee; use ieee.vital_timing.all; -- synopsys translate_on library unisim; use unisim.VCOMPONENTS.all; entity ctrl_adsp_v2_decode_cmd_adr_cs is port ( reset : in std_logic; -- 0 - сброс clk : in std_logic; -- тактовая частота adr : in std_logic_vector( 4 downto 0 ); -- шина адреса rd : in std_logic; -- 0 - чтение данных data_cs : out std_logic -- 0 - чтение данных ); end ctrl_adsp_v2_decode_cmd_adr_cs; architecture ctrl_adsp_v2_decode_cmd_adr_cs of ctrl_adsp_v2_decode_cmd_adr_cs is signal cs1 : std_logic; -- 0 - чтение данных --attribute rloc : string; --attribute rloc of xcs1 : label is "X0Y0"; --attribute rloc of xd : label is "X0Y0"; begin cs1 <='0' when adr( 1 downto 0 )="10" else '1' after 1 ns; --xcs1: fmap port map( o=>cs1, i1=>'0', i2=>'0', i3=>adr(0), i4=>adr(1) ); xd: fd port map( q=>data_cs, c=>clk, d=>cs1 ); end ctrl_adsp_v2_decode_cmd_adr_cs;
Go to most recent revision | Compare with Previous | Blame | View Log