Subversion Repositories pcie_sg_dma

<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="ConstraintSystem" num="191" delta="new" >The <arg fmt="%s" index="1">TNM</arg> &apos;<arg fmt="%s" index="2">clk_54e96cfd</arg>&apos;, does not directly or indirectly drive any flip-flops, latches and/or RAMS and cannot be actively used by the referencing <arg fmt="%s" index="3">Period</arg> constraint &apos;<arg fmt="%s" index="4">TS_clk_54e96cfd</arg>&apos;. If clock manager blocks are directly or indirectly driven, a new TNM constraint will not be derived even though the referencing constraint is a PERIOD constraint unless an output of the clock manager drives flip-flops, latches or RAMs. This TNM is used in the following user PERIOD specification:
<arg fmt="%s" index="5">&lt;TIMESPEC &quot;TS_clk_54e96cfd&quot; = PERIOD &quot;clk_54e96cfd&quot; 5.0 ns HIGH 50 %;&gt; [inout_logic_cw.ucf(5)]
</arg></msg>

<msg type="warning" file="ConstraintSystem" num="197" delta="new" >The following specification is invalid because the referenced TNM constraint was removed:
<arg fmt="%s" index="1">&lt;TIMESPEC &quot;TS_clk_54e96cfd&quot; = PERIOD &quot;clk_54e96cfd&quot; 5.0 ns HIGH 50 %;&gt; [inout_logic_cw.ucf(5)]</arg>
</msg>

<msg type="warning" file="NgdBuild" num="981" delta="new" >Could not find any associations for the following constraint:
    &apos;<arg fmt="%s" index="1">&lt;NET &quot;clk&quot; TNM_NET = &quot;clk_54e96cfd&quot;;&gt; [inout_logic_cw.ucf(4)]</arg>&apos;
</msg>

</messages>