URL
https://opencores.org/ocsvn/present/present/trunk
Subversion Repositories present
[/] [present/] [trunk/] [32BitIO/] [rtl/] [vhdl/] [kody.vhd] - Rev 20
Go to most recent revision | Compare with Previous | Blame | View Log
----------------------------------------------------------------------- ---- ---- ---- Present - a lightweight block cipher project ---- ---- ---- ---- This file is part of the Present - a lightweight block ---- ---- cipher project ---- ---- http://www.http://opencores.org/project,present ---- ---- ---- ---- Description: ---- ---- This file contains types and constant used by this ---- ---- implementation of Present project ---- ---- To Do: ---- ---- ---- ---- Author(s): ---- ---- - Krzysztof Gajewski, gajos@opencores.org ---- ---- k.gajewski@gmail.com ---- ---- ---- ----------------------------------------------------------------------- ---- ---- ---- Copyright (C) 2013 Authors and OPENCORES.ORG ---- ---- ---- ---- This source file may be used and distributed without ---- ---- restriction provided that this copyright statement is not ---- ---- removed from the file and that any derivative work contains ---- ---- the original copyright notice and the associated disclaimer. ---- ---- ---- ---- This source file is free software; you can redistribute it ---- ---- and-or modify it under the terms of the GNU Lesser General ---- ---- Public License as published by the Free Software Foundation; ---- ---- either version 2.1 of the License, or (at your option) any ---- ---- later version. ---- ---- ---- ---- This source is distributed in the hope that it will be ---- ---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- ---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- ---- PURPOSE. See the GNU Lesser General Public License for more ---- ---- details. ---- ---- ---- ---- You should have received a copy of the GNU Lesser General ---- ---- Public License along with this source; if not, download it ---- ---- from http://www.opencores.org/lgpl.shtml ---- ---- ---- ----------------------------------------------------------------------- -- Package File Template -- -- Purpose: This package defines supplemental types, subtypes, -- constants, and functions library IEEE; use IEEE.STD_LOGIC_1164.all; package kody is -- type for PresentStateMachine to control the datapath & circuit -- type stany is (NOP, RDK1, RDK2, RDK3, RDT1, RDT2, COD, CTO1, CTO2); -- constant as control command from input -- constant cnop : std_logic_vector(3 downto 0) := "0000"; --0 no operations constant cdec : std_logic_vector(3 downto 0) := "0001"; --1 decode text constant crdk1 : std_logic_vector(3 downto 0) := "0010"; --2 read key part 1 constant crdk2 : std_logic_vector(3 downto 0) := "0011"; --3 read key part 2 constant crdk3 : std_logic_vector(3 downto 0) := "0100"; --4 read key part 3 constant cmkd : std_logic_vector(3 downto 0) := "0101"; --5 make decrypt key constant ccod : std_logic_vector(3 downto 0) := "0110"; --6 code text constant crdt1 : std_logic_vector(3 downto 0) := "0111"; --7 read text part 1 constant crdt2 : std_logic_vector(3 downto 0) := "1000"; --8 read text part 2 constant ccto1 : std_logic_vector(3 downto 0) := "1001"; --9 ciphertext output part 1 (LSW) constant ccto2 : std_logic_vector(3 downto 0) := "1010"; --A ciphertext output part 2 (MSW) -- For input registers (early version, now for mux's) -- constant in_ld_reg_L : std_logic_vector(1 downto 0) := "00"; -- Load low part of the register (64 & 80 bit) constant in_ld_reg_H : std_logic_vector(1 downto 0) := "01"; -- Load high part of the register (64 & 80 bit) constant in_ld_reg_HH : std_logic_vector(1 downto 0) := "10"; -- Load highest part of the register (80 bit only) constant in_reg_Z : std_logic_vector(1 downto 0) := "11"; -- High impedance on the line (unused - in this design only for block input) -- For output register -- constant out_ld_reg : std_logic_vector(1 downto 0) := "00"; -- Load the output register constant out_reg_L : std_logic_vector(1 downto 0) := "01"; -- send low part of the register to the output constant out_reg_H : std_logic_vector(1 downto 0) := "10"; -- senf high part of the register to the output constant out_reg_Z : std_logic_vector(1 downto 0) := "11"; -- High impedance on the line (unused - in this design only for block input) end kody;
Go to most recent revision | Compare with Previous | Blame | View Log