OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [fpga_gui.json] - Rev 4

Compare with Previous | Blame | View Log

{
  'GlobalSettings':{
    'SimEnable':false,
    'GUI':true,
    'ScriptFile':'',
    'Description':'This configuration instantiates functional RISC-V model'
  },
  'Services':[
    {'Class':'GuiPluginClass','Instances':[
                {'Name':'gui0','Attr':[
                ['LogLevel',4],
                ['WidgetsConfig',{
                  'Serial':'port1',
                  'AutoComplete':'autocmd0',
                  'SocInfo':'info0',
                  'PollingMs':250,
                  'EventsLoopMs':10,
                  'RegsViewWidget':{
                     'RegList':[['ra', 's0',  'a0'],
                                ['sp', 's1',  'a1'],
                                ['gp', 's2',  'a2'],
                                ['tp', 's3',  'a3'],
                                [''  , 's4',  'a4'],
                                ['t0', 's5',  'a5'],
                                ['t1', 's6',  'a6'],
                                ['t2', 's7',  'a7'],
                                ['t3', 's8',  ''],
                                ['t4', 's9',  ''],
                                ['t5', 's10', 'pc'],
                                ['t6', 's11', 'npc']],
                     'RegWidthBytes':8,
                  }
                }],
                ['SocInfo','info0'],
                ['CommandExecutor','cmdexec0']
                ]}]},
    {'Class':'EdclServiceClass','Instances':[
          {'Name':'edcltap','Attr':[
                ['LogLevel',1],
                ['Transport','udpedcl'],
                ['seq_cnt',0]]}]},
    {'Class':'UdpServiceClass','Instances':[
          {'Name':'udpedcl','Attr':[
                ['LogLevel',1],
                ['Timeout',0x3e8],
                ['HostIP','192.168.0.53'],
                ['BoardIP','192.168.0.51']]}]},
    {'Class':'ComPortServiceClass','Instances':[
          {'Name':'port1','Attr':[
                ['LogLevel',2],
                ['Enable',true],
                ['UartSim',''],
                ['LogFile','uart0.log'],
                ['ComPortName','COM3'],
                ['ComPortSpeed',115200]]}]},
    {'Class':'ElfReaderServiceClass','Instances':[
          {'Name':'loader0','Attr':[
                ['LogLevel',4],
                ['SourceProc','src0']]}]},
    {'Class':'ConsoleServiceClass','Instances':[
          {'Name':'console0','Attr':[
                ['LogLevel',4],
                ['Enable',true],
                ['StepQueue','core0'],
                ['AutoComplete','autocmd0'],
                ['CommandExecutor','cmdexec0'],
                ['DefaultLogFile','default.log'],
                ['Signals','gpio0'],
                ['InputPort','port1']]}]},
    {'Class':'AutoCompleterClass','Instances':[
          {'Name':'autocmd0','Attr':[
                ['LogLevel',4],
                ['SocInfo','info0']
                ['HistorySize',64],
                ['History',[
                     'csr MCPUID',
                     'csr MTIME',
                     'read 0xfffff004 128',
                     'loadelf helloworld'
                     ]]
                ]}]},
    {'Class':'CmdExecutorClass','Instances':[
          {'Name':'cmdexec0','Attr':[
                ['LogLevel',4],
                ['Tap','edcltap'],
                ['SocInfo','info0']
                ]}]},
    {'Class':'SocInfoClass','Instances':[
          {'Name':'info0','Attr':[
                ['LogLevel',4],
                ['PnpBaseAddress',0xFFFFF000],
                ['GpioBaseAddress',0x80000000],
                ['DsuBaseAddress',0x80080000],
                ['ListRegs',[['zero',8,0x08000],['ra',8,0x08008],['sp',8,0x08010],['gp',8,0x08018],
                            ['tp',8,0x08020],['t0',8,0x08028],['t1',8,0x08030],['t2',8,0x08038],
                            ['s0',8,0x08040],['s1',8,0x08048],['a0',8,0x08050],['a1',8,0x08058],
                            ['a2',8,0x08060],['a3',8,0x08068],['a4',8,0x08070],['a5',8,0x08078],
                            ['a6',8,0x08080],['a7',8,0x08088],['s2',8,0x08090],['s3',8,0x08098],
                            ['s4',8,0x080A0],['s5',8,0x080A8],['s6',8,0x080B0],['s7',8,0x080B8],
                            ['s8',8,0x080C0],['s9',8,0x080C8],['s10',8,0x080D0],['s11',8,0x080D8],
                            ['t3',8,0x080E0],['t4',8,0x080E8],['t5',8,0x080F0],['t6',8,0x080F8],
                            ['pc',8,0x08100,'Instruction Pointer'],
                            ['npc',8,0x08108,'Next IP']]],
                ['ListCSR',[
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
                    ['MARCHID',8,0xf12,'Architecture ID'],
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
                    ['MHARTID',8,0xf14,'Thread ID'],
                    ['MTIME',8,0x701,'Machine wall-clock time.'],
                    ['MSTATUS',8,0x300,'Machine mode status register.'],
                    ['MIE',8,0x304,'Machine interrupt enable register.'],
                    ['MTVEC',8,0x305,'Machine mode trap vector register.'],
                    ['MSCRATCH',8,0x340,'Machine mode scratch register.'],
                    ['MEPC',8,0x341,'Machine exception program counter'],
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
                    ]]]}]},
    {'Class':'RiscvSourceServiceClass','Instances':[
          {'Name':'src0','Attr':[
                ['LogLevel',4]]}]},
    {'Class':'SimplePluginClass','Instances':[
          {'Name':'example0','Attr':[
                ['LogLevel',4],
                ['attr1','This is test attr value']]}]},
  ]
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.