OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [outs.cpp] - Rev 2

Compare with Previous | Blame | View Log

// Copyright Jamie Iles, 2017
//
// This file is part of s80x86.
//
// s80x86 is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// s80x86 is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
 
void EmulatorPimpl::outsb6e()
{
    auto outs = [&]() {
        auto v = mem->read<uint8_t>(
            get_phys_addr(registers->get(DS), registers->get(SI)));
        write_io8(registers->get(DX), v);
 
        if (registers->get_flag(DF))
            registers->set(SI, registers->get(SI) - 1);
        else
            registers->set(SI, registers->get(SI) + 1);
    };
    do_rep(outs, []() { return false; });
}
 
void EmulatorPimpl::outsw6f()
{
    auto outs = [&]() {
        auto v = mem->read<uint16_t>(
            get_phys_addr(registers->get(DS), registers->get(SI)));
        write_io16(registers->get(DX), v);
 
        if (registers->get_flag(DF))
            registers->set(SI, registers->get(SI) - 2);
        else
            registers->set(SI, registers->get(SI) + 2);
    };
    do_rep(outs, []() { return false; });
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.