OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [testbenches/] [verilog/] [top.irq] - Rev 131

Compare with Previous | Blame | View Log





//=============================================================================
//    Irq assignments
//============================================================================= 
        
   assign io_module_pic_irq_in     =  {3'b000,ps2_data_avail,tx_irq,rx_irq,timer_irq};
   assign io_module_vic_irq_in     =  {3'b000,ps2_data_avail,tx_irq,rx_irq,timer_irq};

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.