URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [data_fig2.sch] - Rev 65
Go to most recent revision | Compare with Previous | Blame | View Log
v 20100214 2
C 42300 22100 1 0 0 frame_800x600.sym
T 42400 28400 9 10 1 0 0 0 1
PROJECT Database
T 42600 28000 9 10 1 0 0 0 1
PROJECT
B 42800 25700 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 25800 9 10 1 0 0 0 1
PROG1
T 42700 26100 9 10 1 0 0 0 1
SW
B 42800 25400 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 25500 9 10 1 0 0 0 1
PROG2
B 42800 27000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 26700 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 27100 9 10 1 0 0 0 1
CMP1
T 42700 27400 9 10 1 0 0 0 1
IP
T 42900 26800 9 10 1 0 0 0 1
CMP2
B 42800 26400 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 26500 9 10 1 0 0 0 1
CMP3
L 44300 28700 44300 22100 3 0 0 0 -1 -1
B 44700 27000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 26700 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 26000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 25700 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 25400 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44500 28400 9 10 1 0 0 0 1
COMPONENT Database
T 44500 28000 9 10 1 0 0 0 1
COMPONENT
T 44800 27100 9 10 1 0 0 0 1
FSM1
T 44600 27400 9 10 1 0 0 0 1
FSM
T 44800 26800 9 10 1 0 0 0 1
FSM2
T 44800 26100 9 10 1 0 0 0 1
RTL1
T 44600 26400 9 10 1 0 0 0 1
VERILOG
T 44800 25800 9 10 1 0 0 0 1
RTL2
T 44800 25500 9 10 1 0 0 0 1
RTL3
B 44700 24600 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 24300 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 24000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44800 24700 9 10 1 0 0 0 1
VAR1
T 44600 25000 9 10 1 0 0 0 1
VARIANTS
T 44800 24400 9 10 1 0 0 0 1
VAR2
T 44800 24100 9 10 1 0 0 0 1
VAR3
T 44400 27700 9 10 1 0 0 0 1
RTL
B 44500 22400 1500 5200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42500 22600 1600 5000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 27000 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 24600 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 24300 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 24000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46300 23900 1800 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46700 27100 9 10 1 0 0 0 1
VAR1_PROG2
T 46500 27400 9 10 1 0 0 0 1
RUN
T 46700 26800 9 10 1 0 0 0 1
VAR2_PROG1
T 46700 26500 9 10 1 0 0 0 1
VAR1_TST1
T 46700 26200 9 10 1 0 0 0 1
VAR2_TST1
T 46700 25900 9 10 1 0 0 0 1
VAR3_TST2
T 46700 24700 9 10 1 0 0 0 1
VAR1
T 46500 25000 9 10 1 0 0 0 1
COV
T 46700 24400 9 10 1 0 0 0 1
VAR2
T 46700 24100 9 10 1 0 0 0 1
VAR3
T 46300 27700 9 10 1 0 0 0 1
SIM
B 46600 26700 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 26400 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 26100 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46600 25800 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 48400 23900 1900 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48400 27100 9 10 1 0 0 0 1
TRG1_VAR1_PROG2
T 48400 27700 9 10 1 0 0 0 1
SYN
T 48400 26800 9 10 1 0 0 0 1
TRG1_VAR2_PROG2
T 48400 26500 9 10 1 0 0 0 1
TRG1_VAR3_PROG2
T 48400 26200 9 10 1 0 0 0 1
TRG2_VAR1_PROG2
T 48400 25900 9 10 1 0 0 0 1
TRG2_VAR2_PROG1
B 42800 24600 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 24300 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 24700 9 10 1 0 0 0 1
TOOL1
T 42700 25000 9 10 1 0 0 0 1
BIN
T 42900 24400 9 10 1 0 0 0 1
TOOL2
B 44700 23300 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 23000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 22700 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44800 23400 9 10 1 0 0 0 1
VAR1.xml
T 44600 23700 9 10 1 0 0 0 1
XML
T 44800 23100 9 10 1 0 0 0 1
VAR2.xml
T 44800 22800 9 10 1 0 0 0 1
VAR3.xml
B 42800 23500 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 23200 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 23600 9 10 1 0 0 0 1
PROJX
T 42700 23900 9 10 1 0 0 0 1
CHILDREN
T 42900 23300 9 10 1 0 0 0 1
PROJY
T 46300 23400 9 10 1 0 0 0 1
DOCS
B 46300 22500 2300 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
Go to most recent revision | Compare with Previous | Blame | View Log