OpenCores
URL https://opencores.org/ocsvn/vhld_tb/vhld_tb/trunk

Subversion Repositories vhld_tb

[/] [vhld_tb/] [trunk/] [examples/] [packet_gen/] [transcript] - Rev 23

Go to most recent revision | Compare with Previous | Blame | View Log

vsim work.packet_gen_ttb
# //  ModelSim PE Student Edition 10.0a Feb 20 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim work.packet_gen_ttb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_pkg(body)
# Loading work.pgen
# Loading work.packet_gen_ttb(struct)
# Loading ieee.math_real(body)
# Loading synthworks.randombasepkg(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading synthworks.sortlistpkg_int(body)
# Loading synthworks.randompkg(body)
# Loading work.packet_gen(bhv)
# Loading work.packet_gen_tb(bhv)
run -sll
# Unknown option: sll
# ** Error: (vsim-4005) Invalid argument '-sll'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run -all
# data.dat
# ** Note: Out of bounds write attempt in packet_gen 0, noting done.
# 
#    Time: 220513 ps  Iteration: 2  Instance: /packet_gen_ttb/dut
# TEST_INST had 1 parameters passed.
# TEST_INST had 2 parameters passed.
# TEST_INST had 3 parameters passed.
# TEST_INST had 4 parameters passed.
# TEST_INST had 5 parameters passed.
# TEST_INST had 6 parameters passed.
# TEST_INST had 0 parameters passed.
# TEST_INST had 1 parameters passed.
# TEST_INST had 6 parameters passed.
# ** Failure: Test Finished with NO errors!!
#    Time: 260 ns  Iteration: 1  Process: /packet_gen_ttb/tb/Read_file File: c:/work/projects/tb_2011beta2.0/examples/packet_gen/vhdl/packet_gen_tb_bhv.vhd
# Break in Process Read_file at c:/work/projects/tb_2011beta2.0/examples/packet_gen/vhdl/packet_gen_tb_bhv.vhd line 207

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.