OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.5/] [rtl/] [vlib/] [rri/] [tb/] [tb_rri.vbom] - Rev 7

Compare with Previous | Blame | View Log

# Not meant for direct top level usage. Used with 
# tb_rri_(core|serport|...)[_ssim].vbom and config
# lines to generate the different cases.
#
# libs
../../slvtypes.vhd
../../genlib/genlib.vhd
../../comlib/comlib.vhd
../rrilib.vhd
../../simlib/simlib.vhd
# components
../../simlib/simclk.vbom
../../genlib/clkdivce.vbom
tbd_rri_gen : tbd_rri_core.vbom
# design
tb_rri.vhd
@top:tb_rri

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.