OpenCores
URL https://opencores.org/ocsvn/395_vgs/395_vgs/trunk

Subversion Repositories 395_vgs

[/] [395_vgs/] [trunk/] [hdl/] [gpuchip.ucf] - Rev 2

Go to most recent revision | Compare with Previous | Blame | View Log

inst sysReset init=S;   # initialize internal reset

# Flash RAM chip-enable
# vga port connection
# SDRAM pin connections
# address bus
# data bus
#
#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments
NET "pin_ba<0>"  LOC = "p134"  ; 
NET "pin_ba<1>"  LOC = "p137"  ; 
NET "pin_blue<0>"  LOC = "p21"  ; 
NET "pin_blue<1>"  LOC = "p22"  ; 
NET "pin_cas_n"  LOC = "p126"  ; 
NET "pin_ce_n"  LOC = "p41"  ; 
NET "pin_cke"  LOC = "p131"  ; 
NET "pin_clkin"  LOC = "p88"  ; 
NET "pin_cs_n"  LOC = "p132"  ; 
NET "pin_dqmh"  LOC = "p124"  ; 
NET "pin_dqml"  LOC = "p122"  ; 
NET "pin_green<0>"  LOC = "p19"  ; 
NET "pin_green<1>"  LOC = "p20"  ; 
NET "pin_hsync_n"  LOC = "p23"  ; 
NET "pin_pushbtn"  LOC = "p93"  ; 
NET "pin_ras_n"  LOC = "p130"  ; 
NET "pin_red<0>"  LOC = "p12"  ; 
NET "pin_red<1>"  LOC = "p13"  ; 
NET "pin_sAddr<0>"  LOC = "p141"  ; 
NET "pin_sAddr<10>"  LOC = "p139"  ; 
NET "pin_sAddr<11>"  LOC = "p136"  ; 
NET "pin_sAddr<1>"  LOC = "p4"  ; 
NET "pin_sAddr<2>"  LOC = "p6"  ; 
NET "pin_sAddr<3>"  LOC = "p10"  ; 
NET "pin_sAddr<4>"  LOC = "p11"  ; 
NET "pin_sAddr<5>"  LOC = "p7"  ; 
NET "pin_sAddr<6>"  LOC = "p5"  ; 
NET "pin_sAddr<7>"  LOC = "p3"  ; 
NET "pin_sAddr<8>"  LOC = "p140"  ; 
NET "pin_sAddr<9>"  LOC = "p138"  ; 
NET "pin_sclk"  LOC = "p129"  ; 
NET "pin_sclkfb"  LOC = "p91"  ; 
NET "pin_sData<0>"  LOC = "p95"  ; 
NET "pin_sData<10>"  LOC = "p116"  ; 
NET "pin_sData<11>"  LOC = "p114"  ; 
NET "pin_sData<12>"  LOC = "p112"  ; 
NET "pin_sData<13>"  LOC = "p102"  ; 
NET "pin_sData<14>"  LOC = "p100"  ; 
NET "pin_sData<15>"  LOC = "p96"  ; 
NET "pin_sData<1>"  LOC = "p99"  ; 
NET "pin_sData<2>"  LOC = "p101"  ; 
NET "pin_sData<3>"  LOC = "p103"  ; 
NET "pin_sData<4>"  LOC = "p113"  ; 
NET "pin_sData<5>"  LOC = "p115"  ; 
NET "pin_sData<6>"  LOC = "p117"  ; 
NET "pin_sData<7>"  LOC = "p120"  ; 
NET "pin_sData<8>"  LOC = "p121"  ; 
NET "pin_sData<9>"  LOC = "p118"  ; 
NET "pin_vsync_n"  LOC = "p26"  ; 
NET "pin_we_n"  LOC = "p123"  ; 

#PACE: Start of PACE Area Constraints

#PACE: Start of PACE Prohibit Constraints

#PACE: End of Constraints generated by PACE

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.