OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [rtl/] [verilog/] [BUGS.txt] - Rev 16

Compare with Previous | Blame | View Log

Known bugs are described here

25.07.14
--------

- no known bugs, core passes cpu-check

22.07.14
--------
- ABX doesn't work

06.07.14
--------

- no known bugs, core passes cpu-check

29.06.14-06.07.14
-----------------

- Multiple opcodes fail: direct, extended opcodes, jmp, inc, dec, daa
  sex, long branches, indirect indexed opcodes don't load the indirect
  address

07.02.14
--------

- no known bugs

06.01.14
--------

- no known bugs

05.01.14
--------
- The bit instruction modifies the destination (it shouldn't)
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
  correctly.


01.01.14
--------
- SYNC doesn't work as expected
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
  correctly.

31.12.13
--------
- CWAI, SYNC don't work as expected
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
  correctly.

30.12.13
--------
- EXG doesn't work, the register file can only be written once in the WriteBack cycle.
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
  correctly.


28.12.13
--------

- EXG doesn't work, the register file can only be written once in the WriteBack cycle.
- LEAX/LEAY do not modify the Z flag
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
  correctly.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.