URL
https://opencores.org/ocsvn/8051/8051/trunk
Subversion Repositories 8051
[/] [8051/] [tags/] [rel0/] [asm/] [v/] [negcnt.v] - Rev 3
Go to most recent revision | Compare with Previous | Blame | View Log
/// /// created by p8051Rom.exe /// author: Simon Teran (simont@opencores.org) /// /// source file: D:\verilog\oc8051\test\negcnt.hex /// date: 6.6.02 /// time: 22:01:04 /// module oc8051_rom (rst, clk, addr, ea_int, data1, data2, data3); parameter INT_ROM_WID= 7; input rst, clk; input [15:0] addr; output ea_int; output [7:0] data1, data2, data3; reg [7:0] data1, data2, data3; reg [7:0] buff [65535:0]; integer i; wire ea; assign ea = | addr[15:INT_ROM_WID]; assign ea_int = ! ea; initial begin for (i=0; i<65536; i=i+1) buff [i] = 8'h00; #2 buff [16'h00_00] = 8'h02; buff [16'h00_01] = 8'h00; buff [16'h00_02] = 8'h19; buff [16'h00_03] = 8'h7F; buff [16'h00_04] = 8'h40; buff [16'h00_05] = 8'h7E; buff [16'h00_06] = 8'hFC; buff [16'h00_07] = 8'hAD; buff [16'h00_08] = 8'h07; buff [16'h00_09] = 8'h8D; buff [16'h00_0a] = 8'h80; buff [16'h00_0b] = 8'h0F; buff [16'h00_0c] = 8'hBF; buff [16'h00_0d] = 8'h00; buff [16'h00_0e] = 8'h01; buff [16'h00_0f] = 8'h0E; buff [16'h00_10] = 8'hBE; buff [16'h00_11] = 8'hFC; buff [16'h00_12] = 8'hF4; buff [16'h00_13] = 8'hBF; buff [16'h00_14] = 8'h4A; buff [16'h00_15] = 8'hF1; buff [16'h00_16] = 8'h80; buff [16'h00_17] = 8'hFE; buff [16'h00_18] = 8'h22; buff [16'h00_19] = 8'h78; buff [16'h00_1a] = 8'h7F; buff [16'h00_1b] = 8'hE4; buff [16'h00_1c] = 8'hF6; buff [16'h00_1d] = 8'hD8; buff [16'h00_1e] = 8'hFD; buff [16'h00_1f] = 8'h75; buff [16'h00_20] = 8'h81; buff [16'h00_21] = 8'h07; buff [16'h00_22] = 8'h02; buff [16'h00_23] = 8'h00; buff [16'h00_24] = 8'h03; end always @(posedge clk) begin data1 <= #1 buff [addr]; data2 <= #1 buff [addr+1]; data3 <= #1 buff [addr+2]; end endmodule
Go to most recent revision | Compare with Previous | Blame | View Log