OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [sqroot.out] - Rev 2

Go to most recent revision | Compare with Previous | Blame | View Log

Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run
$readmem error: number too long in file "../src/oc8051_test.vec" at line 1

Warning!  some objects excluded from $dumpvars due to -access -R
            File: /home/simont/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
           Scope: oc8051_tb
            Time: 0 FS + 0

time                    1 step           0: pass

 Done!
Simulation complete via $finish(1) at time 1 NS + 2
/home/simont/oc8051/bench/verilog/oc8051_tb.v:151       $finish;
ncsim> exit

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.