URL
https://opencores.org/ocsvn/8051/8051/trunk
Subversion Repositories 8051
[/] [8051/] [tags/] [rel_2/] [sim/] [rtl_sim/] [out/] [serial_test.out] - Rev 2
Go to most recent revision | Compare with Previous | Blame | View Log
Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run
Warning! some objects excluded from $dumpvars due to -access -R
File: /home/simont/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
Scope: oc8051_tb
Time: 0 FS + 0
time 1 step 0: pass
time 1326 step 1: pass
time 16156 step 2: pass
time 30416 step 3: pass
time 40006 step 4: pass
Done!
Simulation complete via $finish(1) at time 40006 NS + 2
/home/simont/oc8051/bench/verilog/oc8051_tb.v:151 $finish;
ncsim> exit
Go to most recent revision | Compare with Previous | Blame | View Log