URL
https://opencores.org/ocsvn/System09/System09/trunk
Subversion Repositories System09
[/] [System09/] [trunk/] [rtl/] [System09_Xess_XuLA/] [_xmsgs/] [pn_parser.xmsgs] - Rev 122
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated -->
<!-- by the Xilinx ISE software. Any direct editing or -->
<!-- changes made to this file may result in unpredictable -->
<!-- behavior or data corruption. It is strongly advised that -->
<!-- users do not edit the contents of this file. -->
<!-- -->
<!-- Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved. -->
<messages>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/Spartan2/keymap_rom_b4.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/Spartan3/char_rom2k_b16.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/Spartan3/ram2k_b16.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/Spartan3/sys09bug_xes_rom4k_b16.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/System09_Xess_XuLA/System09_Xess_XuLA.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/System09_Xess_XuLA/common.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/System09_Xess_XuLA/sdramcntl.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/System09_Xess_XuLA/xsasdramcntl.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/ACIA_Clock.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/XuLA_clk.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/acia6850.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/bit_funcs.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/cpu09.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/datram.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/keyboard.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/ps2_keyboard.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/timer.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/vdu8.vhd" into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "C:/VHDL/System09_sandbox_JK/rtl/VHDL/xula_ioport.vhd" into library work</arg>
</msg>
</messages>