OpenCores
URL https://opencores.org/ocsvn/System11/System11/trunk

Subversion Repositories System11

[/] [System11/] [trunk/] [rtl/] [vhdl/] [System11.npl] - Rev 4

Go to most recent revision | Compare with Previous | Blame | View Log

JDF G
// Created by Project Navigator ver 1.0
PROJECT System11
DESIGN system11
DEVFAM spartan2e
DEVFAMTIME 315558000
DEVICE xc2s300e
DEVICETIME 315558000
DEVPKG pq208
DEVPKGTIME 315558000
DEVSPEED -6
DEVSPEEDTIME 315558000
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
STIMULUS testbench1.vhd
STIMULUS testbench2.vhd
STIMULUS testbench3.vhd
SOURCE ioport.vhd
SOURCE cpu11.vhd
SOURCE swtbug11.vhd
SOURCE datram.vhd
SOURCE timer.vhd
SOURCE System11.vhd
SOURCE rxunit3.vhd
SOURCE txunit3.vhd
SOURCE miniUART3.vhd
STIMULUS testbench4.vhd
SOURCE tb_ram.vhd
STIMULUS testbench5.vhd
DEPASSOC system11 system11.ucf
[Normal]
p_impactConfigMode=xstvhd, spartan2e, Implementation.t_impactProgrammingTool, 1062755889, Slave Serial
p_ModelSimSimRunTime_tbw=xstvhd, spartan2e, Bencher Waveform.t_MSimulateBehavioralVhdlModel, 315558000, 1000ns
[STATUS-ALL]
system11.bitgenGroup=OK,1084885833
[STRATEGY-LIST]
Normal=True

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.