OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [resets.bsf] - Rev 20

Go to most recent revision | Compare with Previous | Blame | View Log

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
        (rect 16 16 192 176)
        (text "resets" (rect 5 0 41 14)(font "Arial" (font_size 8)))
        (text "inst" (rect 8 144 25 156)(font "Arial" ))
        (port
                (pt 0 32)
                (input)
                (text "fpga_reset" (rect 0 0 62 14)(font "Arial" (font_size 8)))
                (text "fpga_reset" (rect 21 27 83 41)(font "Arial" (font_size 8)))
                (line (pt 0 32)(pt 16 32))
        )
        (port
                (pt 0 48)
                (input)
                (text "reset_in" (rect 0 0 46 14)(font "Arial" (font_size 8)))
                (text "reset_in" (rect 21 43 67 57)(font "Arial" (font_size 8)))
                (line (pt 0 48)(pt 16 48))
        )
        (port
                (pt 0 64)
                (input)
                (text "M1" (rect 0 0 16 14)(font "Arial" (font_size 8)))
                (text "M1" (rect 21 59 37 73)(font "Arial" (font_size 8)))
                (line (pt 0 64)(pt 16 64))
        )
        (port
                (pt 0 80)
                (input)
                (text "T2" (rect 0 0 14 14)(font "Arial" (font_size 8)))
                (text "T2" (rect 21 75 35 89)(font "Arial" (font_size 8)))
                (line (pt 0 80)(pt 16 80))
        )
        (port
                (pt 0 96)
                (input)
                (text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
                (text "clk" (rect 21 91 36 105)(font "Arial" (font_size 8)))
                (line (pt 0 96)(pt 16 96))
        )
        (port
                (pt 0 112)
                (input)
                (text "nhold_clk_wait" (rect 0 0 84 14)(font "Arial" (font_size 8)))
                (text "nhold_clk_wait" (rect 21 107 105 121)(font "Arial" (font_size 8)))
                (line (pt 0 112)(pt 16 112))
        )
        (port
                (pt 176 32)
                (output)
                (text "nreset" (rect 0 0 36 14)(font "Arial" (font_size 8)))
                (text "nreset" (rect 119 27 155 41)(font "Arial" (font_size 8)))
                (line (pt 176 32)(pt 160 32))
        )
        (port
                (pt 176 48)
                (output)
                (text "clrpc" (rect 0 0 28 14)(font "Arial" (font_size 8)))
                (text "clrpc" (rect 127 43 155 57)(font "Arial" (font_size 8)))
                (line (pt 176 48)(pt 160 48))
        )
        (drawing
                (rectangle (rect 16 16 160 144))
        )
)

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.