URL
https://opencores.org/ocsvn/a-z80/a-z80/trunk
Subversion Repositories a-z80
[/] [a-z80/] [trunk/] [host/] [basic_nexys3/] [ipcore_dir/] [ila.veo] - Rev 20
Go to most recent revision | Compare with Previous | Blame | View Log
///////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2016 Xilinx, Inc.
// All Rights Reserved
///////////////////////////////////////////////////////////////////////////////
// ____ ____
// / /\/ /
// /___/ \ / Vendor : Xilinx
// \ \ \/ Version : 14.7
// \ \ Application: Xilinx CORE Generator
// / / Filename : ila.veo
// /___/ /\ Timestamp : Tue Feb 23 19:15:38 Central Standard Time 2016
// \ \ / \
// \___\/\___\
//
// Design Name: ISE Instantiation template
///////////////////////////////////////////////////////////////////////////////
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
ila YourInstanceName (
.CONTROL(CONTROL), // INOUT BUS [35:0]
.CLK(CLK), // IN
.DATA(DATA), // IN BUS [7:0]
.TRIG0(TRIG0) // IN BUS [7:0]
);
// INST_TAG_END ------ End INSTANTIATION Template ---------
Go to most recent revision | Compare with Previous | Blame | View Log