URL
https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk
Subversion Repositories adv_debug_sys
[/] [adv_debug_sys/] [trunk/] [Hardware/] [xilinx_internal_jtag/] [rtl/] [verilog/] [xilinx_internal_jtag_options.v] - Rev 57
Go to most recent revision | Compare with Previous | Blame | View Log
// Xilinx has a different HDL entity for the internal JTAG in each of these. // How thoughtful. //`define SPARTAN2 //`define SPARTAN3 // This is also used for SPARTAN 3E devices //`define SPARTAN3A //`define VIRTEX //`define VIRTEX2 // Also used for the VIRTEX 2P `define VIRTEX4 //`define VIRTEX5
Go to most recent revision | Compare with Previous | Blame | View Log