URL
https://opencores.org/ocsvn/ahbmaster/ahbmaster/trunk
Subversion Repositories ahbmaster
[/] [ahbmaster/] [trunk/] [test79_AHBmaster/] [synthesis/] [syntmp/] [cmdrec_fpga_mapper.log] - Rev 3
Compare with Previous | Blame | View Log
C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir C:\Actelprj\test79_AHBmaster\synthesis -part A3PN250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Actelprj\test79_AHBmaster\synthesis\synlog\report\top_fpga_mapper.xml -top_level_module work.top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile C:\Actelprj\test79_AHBmaster\synthesis\scratchproject.prs -implementation synthesis -multisrs -oedif C:\Actelprj\test79_AHBmaster\synthesis\top.edn -freq 100.000 C:\Actelprj\test79_AHBmaster\synthesis\synwork\top_prem.srd -sap C:\Actelprj\test79_AHBmaster\synthesis\top.sap -otap C:\Actelprj\test79_AHBmaster\synthesis\top.tap -omap C:\Actelprj\test79_AHBmaster\synthesis\top.map -devicelib C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v -sap C:\Actelprj\test79_AHBmaster\synthesis\top.sap -ologparam C:\Actelprj\test79_A
HBmaster\synthesis\syntmp\top.plg -osyn C:\Actelprj\test79_AHBmaster\synthesis\top.srm -prjdir C:\Actelprj\test79_AHBmaster\synthesis\ -prjname top_syn -log C:\Actelprj\test79_AHBmaster\synthesis\synlog\top_fpga_mapper.srr
rc:1 success:1 runtime:7
file:C:\Actelprj\test79_AHBmaster\synthesis\scratchproject.prs|io:o|time:1527947588|size:4554|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\top.edn|io:o|time:1527947601|size:586319|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\synwork\top_prem.srd|io:i|time:1527947594|size:142343|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\top.sap|io:o|time:1527947594|size:3052|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\top.tap|io:o|time:0|size:0|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\top.map|io:o|time:1527947601|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1487912850|size:49355|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\top.sap|io:o|time:1527947594|size:3052|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\syntmp\top.plg|io:o|time:1527947601|size:686|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\top.srm|io:o|time:1527947601|size:77964|exec:0
file:C:\Actelprj\test79_AHBmaster\synthesis\synlog\top_fpga_mapper.srr|io:o|time:1527947601|size:103874|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_proasic.exe|io:i|time:1479345434|size:10978304|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe|io:i|time:1479346840|size:14125056|exec:1