OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [tests/] [add.S] - Rev 32

Go to most recent revision | Compare with Previous | Blame | View Log

/*****************************************************************
//                                                              //
//  Amber 2 Core Instruction Test                               //
//                                                              //
//  This file is part of the Amber project                      //
//  http://www.opencores.org/project,amber                      //
//                                                              //
//  Description                                                 //
//  Tests add                                                   //
//                                                              //
//  Author(s):                                                  //
//      - Conor Santifort, csantifort.amber@gmail.com           //
//                                                              //
//////////////////////////////////////////////////////////////////
//                                                              //
// Copyright (C) 2010 Authors and OPENCORES.ORG                 //
//                                                              //
// This source file may be used and distributed without         //
// restriction provided that this copyright statement is not    //
// removed from the file and that any derivative work contains  //
// the original copyright notice and the associated disclaimer. //
//                                                              //
// This source file is free software; you can redistribute it   //
// and/or modify it under the terms of the GNU Lesser General   //
// Public License as published by the Free Software Foundation; //
// either version 2.1 of the License, or (at your option) any   //
// later version.                                               //
//                                                              //
// This source is distributed in the hope that it will be       //
// useful, but WITHOUT ANY WARRANTY; without even the implied   //
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      //
// PURPOSE.  See the GNU Lesser General Public License for more //
// details.                                                     //
//                                                              //
// You should have received a copy of the GNU Lesser General    //
// Public License along with this source; if not, download it   //
// from http://www.opencores.org/lgpl.shtml                     //
//                                                              //
*****************************************************************/

#include "amber_registers.h"

        .section .text
        .globl  main        
main:
        
/* 3 + 1 */
        mov     r1, #3
        mov     r2, #1
        add     r3, r1, r2
        cmp     r3, #4
        movne   r10, #10
        bne     testfail        
        
/* 0 + 0 */
        mov     r4, #0
        mov     r5, #0
        add     r6, r5, r4
        cmp     r6, #0
        movne   r10, #20
        bne     testfail
        
/* 0 + -1 */
        mov     r7, #0
        mov     r8, #-1
        add     r9, r7, r8
        cmp     r9, #-1
        movne   r10, #30
        bne     testfail        
        
/* -1 + 0 */
        mov     r1, #-1
        mov     r2, #0
        add     r3, r1, r2
        cmp     r3, #-1
        movne   r10, #40
        bne     testfail
        
/* -1 + -1 */
        mov     r4, #-1
        mov     r5, #-1
        add     r6, r4, r5
        cmp     r6, #-2
        movne   r10, #50
        bne     testfail

/* -1 + -255 */
        mov     r7, #-1
        mov     r8, #-255
        add     r9, r7, r8
        cmp     r9, #-256
        movne   r10, #60
        bne     testfail

/* 1 + 0x7fffffff */
        ldr     r1, MaxPos
        mov     r2, #1
        adds    r3, r1, r2
        /* this should generate an overflow */
        /* so if the V flag is Clear then fail */
        bvc     testfail
        ldr     r0, MaxNeg
        cmp     r0, r3
        movne   r10, #70
        bne     testfail
        b       testpass

testfail:
        ldr     r11, AdrTestStatus
        str     r10, [r11]
        b       testfail
        
testpass:             
        ldr     r11, AdrTestStatus
        mov     r10, #17
        str     r10, [r11]
        b       testpass


/* Write 17 to this address to generate a Test Passed message */
AdrTestStatus:  .word  ADR_AMBER_TEST_STATUS
MaxPos:         .word  0x7fffffff
MaxNeg:         .word  0x80000000

/* ========================================================================= */
/* ========================================================================= */
        

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.