URL
https://opencores.org/ocsvn/ao486/ao486/trunk
Subversion Repositories ao486
[/] [ao486/] [trunk/] [bochs486/] [cpu/] [bcd.cc] - Rev 2
Compare with Previous | Blame | View Log
///////////////////////////////////////////////////////////////////////// // $Id: bcd.cc 10451 2011-07-06 20:01:18Z sshwarts $ ///////////////////////////////////////////////////////////////////////// // // Copyright (C) 2001-2011 The Bochs Project // // This library is free software; you can redistribute it and/or // modify it under the terms of the GNU Lesser General Public // License as published by the Free Software Foundation; either // version 2 of the License, or (at your option) any later version. // // This library is distributed in the hope that it will be useful, // but WITHOUT ANY WARRANTY; without even the implied warranty of // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU // Lesser General Public License for more details. // // You should have received a copy of the GNU Lesser General Public // License along with this library; if not, write to the Free Software // Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA B 02110-1301 USA ///////////////////////////////////////////////////////////////////////// #define NEED_CPU_REG_SHORTCUTS 1 #include "bochs.h" #include "cpu.h" #define LOG_THIS BX_CPU_THIS_PTR BX_INSF_TYPE BX_CPP_AttrRegparmN(1) BX_CPU_C::AAA(bxInstruction_c *i) { int tmpCF = 0, tmpAF = 0; /* * Note: This instruction incorrectly documented in Intel's materials. * The right description is: * * IF (((AL and 0FH) > 9) or (AF==1) * THEN * IF CPU<286 THEN { AL <- AL+6 } * ELSE { AX <- AX+6 } * AH <- AH+1 * CF <- 1 * AF <- 1 * ELSE * CF <- 0 * AF <- 0 * ENDIF * AL <- AL and 0Fh */ /* Validated against Intel Pentium family hardware. */ /* AAA affects the following flags: A,C */ if (((AL & 0x0f) > 9) || get_AF()) { AX = AX + 0x106; tmpAF = tmpCF = 1; } AL = AL & 0x0f; /* AAA affects also the following flags: Z,S,O,P */ /* modification of the flags is undocumented */ /* The following behaviour seems to match the P6 and its derived processors. */ SET_FLAGS_OSZAPC_LOGIC_8(AL); set_CF(tmpCF); set_AF(tmpAF); BX_NEXT_INSTR(i); } BX_INSF_TYPE BX_CPP_AttrRegparmN(1) BX_CPU_C::AAS(bxInstruction_c *i) { int tmpCF = 0, tmpAF = 0; /* AAS affects the following flags: A,C */ if (((AL & 0x0F) > 0x09) || get_AF()) { AX = AX - 0x106; tmpAF = tmpCF = 1; } AL = AL & 0x0f; /* AAS affects also the following flags: Z,S,O,P */ /* modification of the flags is undocumented */ /* The following behaviour seems to match the P6 and its derived processors. */ SET_FLAGS_OSZAPC_LOGIC_8(AL); set_CF(tmpCF); set_AF(tmpAF); BX_NEXT_INSTR(i); } BX_INSF_TYPE BX_CPP_AttrRegparmN(1) BX_CPU_C::AAM(bxInstruction_c *i) { Bit8u al, imm8 = i->Ib(); if (imm8 == 0) exception(BX_DE_EXCEPTION, 0); al = AL; AH = al / imm8; AL = al % imm8; /* modification of flags A,C,O is undocumented */ /* The following behaviour seems to match the P6 and its derived processors. */ SET_FLAGS_OSZAPC_LOGIC_8(AL); BX_NEXT_INSTR(i); } BX_INSF_TYPE BX_CPP_AttrRegparmN(1) BX_CPU_C::AAD(bxInstruction_c *i) { Bit16u tmp = AH; tmp *= i->Ib(); tmp += AL; AX = (tmp & 0xff); /* modification of flags A,C,O is undocumented */ /* The following behaviour seems to match the P6 and its derived processors. */ SET_FLAGS_OSZAPC_LOGIC_8(AL); BX_NEXT_INSTR(i); } BX_INSF_TYPE BX_CPP_AttrRegparmN(1) BX_CPU_C::DAA(bxInstruction_c *i) { Bit8u tmpAL = AL; int tmpCF = 0, tmpAF = 0; /* Validated against Intel Pentium family hardware. */ // DAA affects the following flags: S,Z,A,P,C if (((tmpAL & 0x0F) > 0x09) || get_AF()) { tmpCF = ((AL > 0xF9) || get_CF()); AL = AL + 0x06; tmpAF = 1; } if ((tmpAL > 0x99) || get_CF()) { AL = AL + 0x60; tmpCF = 1; } SET_FLAGS_OSZAPC_LOGIC_8(AL); set_CF(tmpCF); set_AF(tmpAF); BX_NEXT_INSTR(i); } BX_INSF_TYPE BX_CPP_AttrRegparmN(1) BX_CPU_C::DAS(bxInstruction_c *i) { /* The algorithm for DAS is fashioned after the pseudo code in the * Pentium Processor Family Developer's Manual, volume 3. It seems * to have changed from earlier processor's manuals. I'm not sure * if this is a correction in the algorithm printed, or Intel has * changed the handling of instruction. Validated against Intel * Pentium family hardware. */ Bit8u tmpAL = AL; int tmpCF = 0, tmpAF = 0; /* DAS effect the following flags: A,C,S,Z,P */ if (((tmpAL & 0x0F) > 0x09) || get_AF()) { tmpCF = (AL < 0x06) || get_CF(); AL = AL - 0x06; tmpAF = 1; } if ((tmpAL > 0x99) || get_CF()) { AL = AL - 0x60; tmpCF = 1; } SET_FLAGS_OSZAPC_LOGIC_8(AL); set_CF(tmpCF); set_AF(tmpAF); BX_NEXT_INSTR(i); }