OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [annotated.html] - Rev 2

Compare with Previous | Blame | View Log

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>aoOCS: Design Unit List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.2 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>Design Unit List</h1>  </div>
</div>
<div class="contents">
Here is a list of all design unit members with links to the Modules they belong to:<table>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classalu.html">alu</a></td><td class="indexvalue">Arithmetic and Logic Unit </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html">ao68000</a></td><td class="indexvalue">Ao68000 top level module </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classaoOCS.html">aoOCS</a></td><td class="indexvalue"><p><a class="el" href="classaoOCS.html" title="aoOCS top-level module for the Terasic DE2-70 board. ">aoOCS</a> top-level module for the Terasic DE2-70 board. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbitplain.html">bitplain</a></td><td class="indexvalue">Single bitplain module </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbitplains.html">bitplains</a></td><td class="indexvalue">Bitplain top level module with multiplexers to internal bitplain module instances </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__control.html">bus_control</a></td><td class="indexvalue">Initiate WISHBONE MASTER bus cycles </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__sd.html">bus_sd</a></td><td class="indexvalue"><p>1-bit SD bus driver for SD cards with WISHBONE master and slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html">bus_ssram</a></td><td class="indexvalue"><p>IS61LPS51236A pipelined SSRAM driver with WISHBONE slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__syscon.html">bus_syscon</a></td><td class="indexvalue"><p>WISHBONE priority and round-robin SYSCON. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__terminator.html">bus_terminator</a></td><td class="indexvalue"><p>Terminator for not handled WISHBONE bus cycles. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcia8520.html">cia8520</a></td><td class="indexvalue"><p>Commodore 8520 Complex Interface Adapter implementation. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcondition.html">condition</a></td><td class="indexvalue">Condition tests </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcontrol__osd.html">control_osd</a></td><td class="indexvalue"><p>On-Screen-Display and overall system management. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdecoder.html">decoder</a></td><td class="indexvalue">Decode instruction and addressing mode </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__audio.html">drv_audio</a></td><td class="indexvalue"><p>WM8731 audio codec driver for stereo audio output. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__debug.html">drv_debug</a></td><td class="indexvalue"><p>Switches and hex leds driver for debug purposes. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__eth__vga__capture.html">drv_eth_vga_capture</a></td><td class="indexvalue"><p>DM9000A 10/100 Mbit Ethernet driver for a VGA frame grabber. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__keyboard.html">drv_keyboard</a></td><td class="indexvalue"><p>PS/2 keyboard driver. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__mouse.html">drv_mouse</a></td><td class="indexvalue"><p>PS/2 mouse driver. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__vga.html">drv_vga</a></td><td class="indexvalue"><p>ADV7123 Video DAC driver for VGA output. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classi2c__send.html">i2c_send</a></td><td class="indexvalue">I2C write helper module </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html">memory_registers</a></td><td class="indexvalue">Contains the microcode ROM and D0-D7, A0-A7 registers </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmicrocode__branch.html">microcode_branch</a></td><td class="indexvalue">Select the next microcode word to execute </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__audio.html">ocs_audio</a></td><td class="indexvalue"><p>OCS audio implementation with WISHBONE master and slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__blitter.html">ocs_blitter</a></td><td class="indexvalue"><p>OCS blitter implementation with WISHBONE master and slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__control.html">ocs_control</a></td><td class="indexvalue"><p>OCS system control implementation with WISHBONE slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__copper.html">ocs_copper</a></td><td class="indexvalue"><p>OCS copper implementation with WISHBONE master and slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__floppy.html">ocs_floppy</a></td><td class="indexvalue"><p>OCS floppy implementation with WISHBONE master and slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__input.html">ocs_input</a></td><td class="indexvalue"><p>OCS user input implementation with WISHBONE slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__serial.html">ocs_serial</a></td><td class="indexvalue"><p>OCS serial port implementation with WISHBONE slave interface. [functionality not implemented]. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classocs__video.html">ocs_video</a></td><td class="indexvalue"><p>OCS video implementation with WISHBONE master and slave interface. </p>
 </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classregisters.html">registers</a></td><td class="indexvalue">Microcode controlled registers </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsound__channel.html">sound_channel</a></td><td class="indexvalue">Single audio channel </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsprite.html">sprite</a></td><td class="indexvalue">Single sprite module </td></tr>
  <tr><td class="indexkey">Module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvideo__priority.html">video_priority</a></td><td class="indexvalue">Video output generator from bitplain and sprite video data input </td></tr>
</table>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Mon Dec 20 2010 21:20:19 for aoOCS by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
</body>
</html>
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.