URL
https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk
Subversion Repositories async_sdm_noc
[/] [async_sdm_noc/] [trunk/] [common/] [src/] [pipe4.v] - Rev 11
Go to most recent revision | Compare with Previous | Blame | View Log
/* Asynchronous SDM NoC (C)2011 Wei Song Advanced Processor Technologies Group Computer Science, the Univ. of Manchester, UK Authors: Wei Song wsong83@gmail.com License: LGPL 3.0 or later General pipeline stage using the 4-phase 1-of-4 QDI protocol. *** SystemVerilog is used *** History: 05/05/2009 Initial version. <wsong83@gmail.com> 17/04/2011 Remove the common ack generation. <wsong83@gmail.com> 23/05/2011 Clean up for opensource. <wsong83@gmail.com> */ // the router structure definitions `include "define.v" module pipe4(/*AUTOARG*/ // Outputs ia, o0, o1, o2, o3, // Inputs i0, i1, i2, i3, oa `ifdef ENABLE_EOF , i4, o4 `endif ); parameter DW = 32; // the data width of the pipeline stage parameter SCN = DW/2; // the number of 1-of-4 sub-stage required input [SCN-1:0] i0, i1, i2, i3, oa; output [SCN-1:0] o0, o1, o2, o3, ia; `ifdef ENABLE_EOF input o4; // the eof bit output i4; `endif // internal signals wire [2*SCN-2:0] tack; // generate the ack line genvar i; // the data pipe stage generate for (i=0; i<SCN; i++) begin:DD dc2 DC0 (.d(i0[i]), .a(oa[i]), .q(o0[i])); dc2 DC1 (.d(i1[i]), .a(oa[i]), .q(o1[i])); dc2 DC2 (.d(i2[i]), .a(oa[i]), .q(o2[i])); dc2 DC3 (.d(i3[i]), .a(oa[i]), .q(o3[i])); end endgenerate // the eof bit `ifdef ENABLE_EOF dc2 DD_DC4 (.d(i4), .a(oa[SCN-1]), .q(o4)); `endif // generate the input ack assign ia = o0|o1|o2|o3; endmodule
Go to most recent revision | Compare with Previous | Blame | View Log