OpenCores
URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] [ata/] [trunk/] [rtl/] [verilog/] [ocidec-2/] [revision_history.txt] - Rev 33

Compare with Previous | Blame | View Log

-----------------------------
Revision: 1.0
Date: februar 18th, 2002
Author: Richard Herveille
- initial Verilog release
-----------------------------

-----------------------------
Revision: 1.1
Date: May 19th, 2002.
Author: Richard Herveille
- Fixed a potential bug that forced the core into an unknown state
  when an asynchronous reset was given without a running clock
-----------------------------

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.