OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [src/] [arch/] [arm/] [v5/] [cache.c] - Rev 2

Compare with Previous | Blame | View Log

/*
 * Generic layer over ARMv5 soecific cache calls
 *
 * Copyright B-Labs Ltd 2010.
 */
 
#include INC_SUBARCH(mmu_ops.h)
 
void arch_invalidate_dcache(unsigned long start, unsigned long end)
{
	arm_invalidate_dcache();
}
 
void arch_clean_invalidate_dcache(unsigned long start, unsigned long end)
{
	arm_clean_invalidate_dcache();
}
 
void arch_invalidate_icache(unsigned long start, unsigned long end)
{
	arm_invalidate_icache();
}
 
void arch_clean_dcache(unsigned long start, unsigned long end)
{
	arm_clean_dcache();
}
 
void arch_invalidate_tlb(unsigned long start, unsigned long end)
{
	arm_invalidate_tlb();
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.