URL
https://opencores.org/ocsvn/can/can/trunk
Subversion Repositories can
[/] [can/] [tags/] [rel_12/] [syn/] [synplicity/] [can.prj] - Rev 49
Go to most recent revision | Compare with Previous | Blame | View Log
#-- Synplicity, Inc.
#-- Version 7.2
#-- Project file /projects/zoidberg/igorm/can/syn/synplicity/can.prj
#-- Written on Sat Mar 1 21:07:14 2003
#add_file options
add_file -verilog "$LIB/proasic/proasicplus.v"
add_file -verilog "../../../memory/actel/ram_64x8_sync/actel_ram_64x8_sync.v"
add_file -verilog "../../../memory/actel/ram_64x4_sync/actel_ram_64x4_sync.v"
add_file -verilog "../../../memory/actel/ram_64x1_sync/actel_ram_64x1_sync.v"
add_file -verilog "../../rtl/verilog/can_registers.v"
add_file -verilog "../../rtl/verilog/can_bsp.v"
add_file -verilog "../../rtl/verilog/can_btl.v"
add_file -verilog "../../rtl/verilog/can_defines.v"
add_file -verilog "../../rtl/verilog/can_register.v"
add_file -verilog "../../rtl/verilog/can_register_asyn.v"
add_file -verilog "../../rtl/verilog/can_register_asyn_syn.v"
add_file -verilog "../../rtl/verilog/can_register_syn.v"
add_file -verilog "../../rtl/verilog/can_top.v"
add_file -verilog "../../rtl/verilog/can_fifo.v"
add_file -verilog "../../rtl/verilog/can_acf.v"
add_file -verilog "../../rtl/verilog/can_crc.v"
add_file -verilog "../../rtl/verilog/can_ibo.v"
#implementation: "rev_1"
impl -add rev_1
#device options
set_option -technology PA
set_option -part APA150
set_option -speed_grade Std
#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -top_module "can_top"
#map options
set_option -frequency 50.000
set_option -fanout_limit 12
set_option -maxfan_hard 0
set_option -disable_io_insertion 0
set_option -report_path 4000
#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0
#automatic place and route (vendor) options
set_option -write_apr_constraint 1
#set result format/file last
project -result_file "rev_1/can_top.edn"
#implementation attributes
set_option -compiler_compatible 0
set_option -include_path "../../rtl/verilog/;../../bench/verilog/"
impl -active "rev_1"
Go to most recent revision | Compare with Previous | Blame | View Log