URL
https://opencores.org/ocsvn/core1990_interlaken/core1990_interlaken/trunk
Subversion Repositories core1990_interlaken
[/] [core1990_interlaken/] [trunk/] [documentation/] [protocol_survey_report/] [Abbreviations/] [Abbreviations.tex] - Rev 8
Compare with Previous | Blame | View Log
%\usepackage{acro} % probably a good idea for the nomenclature entries: %\acsetup{first-style=short} % class `abbrev': abbreviations: % %SerDes Serializer Deserializer \setlist[itemize]{noitemsep, nolistsep} \usepackage{longtable} \usepackage[acronym, nonumberlist]{glossaries} \makenoidxglossaries \renewcommand{\glossarypreamble}{\footnotesize} \clearpage %Intro, Protocol explanation and Requirements \newacronym{cern}{CERN}{Conseil Européen pour la Recherche Nucléaire (European Council for Nuclear Research)} \newacronym{crc}{CRC}{Cyclic Redundancy Check (Variants will always be noted with a '-' between CRC and the length)} \newacronym{fec}{FEC}{Forward Error Correction} \newacronym{fpga}{FPGA}{Field-Programmable Gate Array} \newacronym{gbps}{Gbps}{Gigabit per second} \newacronym{osi}{OSI}{Open Systems Interconnection} \newacronym{phy}{PHY}{PHYsical layer of the OSI model} \newacronym{serdes}{SerDes}{Serializer/Deserializer} %Vendor Standards \newacronym{ht}{HT}{HyperTransport} \newacronym{nvme}{NVMe}{Non-Volatile Memory Express} \newacronym{pcie}{PCIe}{Peripheral Component Interconnect Express} \newacronym{spi}{SPI}{System Packet Interface} \newacronym{sata}{SATA}{Serial Advanced Technology Attachment} \newacronym{xaui}{XAUI}{X(Ten) Attachment Unit Interface} \newacronym{vhdl}{VHDL}{VHSIC (Very High Speed Integrated Circuit) Hardware Description Language} \newacronym{lfsr}{LFSR}{Linear-Feedback Shift Register} \newacronym{emi}{EMI}{ElectroMagnetic Interference} \newacronym{fifo}{FIFO}{First In, First Out} \newacronym{sfp}{SFP}{Small form-factor pluggable} \newacronym{ipcore}{IP core}{Intellectual Property core} \newacronym{io}{IO}{Input/Output} \newacronym{gt}{GT}{Gigabit Transceiver} \newacronym{pll}{PLL}{Phase Locked Loop} \newacronym{mmcm}{MMCM}{Mixed-Mode Clock Manager} \newacronym{ila}{ILA}{Integrated Logic Analizer} \newacronym{vio}{VIO}{Virtual Input/Output} \glsadd{cern} \glsadd{gbps} \glsadd{osi} \glsadd{phy} \glsadd{spi} \glsadd{sata} \glsadd{pcie} \glsadd{nvme} \glsadd{ht} \glsadd{xaui} \glsadd{serdes} \glsadd{crc} \glsadd{fec} \glsadd{fpga} \glsadd{vhdl} \glsadd{lfsr} \glsadd{emi} \glsadd{fifo} \glsadd{sfp} \glsadd{ipcore} \glsadd{io} \glsadd{gt} \glsadd{pll} \glsadd{mmcm} \glsadd{ila} \glsadd{vio} \newpage