OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [.config] - Rev 5

Go to most recent revision | Compare with Previous | Blame | View Log

#
# Automatically generated make config: don't edit
#

#
# Synthesis 
#
# CONFIG_SYN_GENERIC is not set
# CONFIG_SYN_ATC35 is not set
# CONFIG_SYN_ATC25 is not set
# CONFIG_SYN_ATC18 is not set
# CONFIG_SYN_FS90 is not set
# CONFIG_SYN_UMC018 is not set
# CONFIG_SYN_TSMC025 is not set
# CONFIG_SYN_PROASIC is not set
# CONFIG_SYN_AXCEL is not set
# CONFIG_SYN_VIRTEX is not set
CONFIG_SYN_VIRTEX2=y
# CONFIG_SYN_INFER_RAM is not set
# CONFIG_SYN_INFER_REGF is not set
# CONFIG_SYN_INFER_ROM is not set
# CONFIG_SYN_INFER_PCI_PADS is not set
# CONFIG_SYN_INFER_MULT is not set
# CONFIG_SYN_RFTYPE is not set
# CONFIG_SYN_TRACE_DPRAM is not set

#
# ------------------ Xilinx Clock generation ------------------
#

#
# Clock generation
#
# CONFIG_CLK_VIRTEX is not set
# CONFIG_CLK_VIRTEX2 is not set
# CONFIG_PCI_DLL is not set
# CONFIG_PCI_SYSCLK is not set

#
# Target Architecture 
#
CONFIG_TARGET_ARM=y
# CONFIG_TARGET_SPARC is not set
# CONFIG_TARGET_M68K is not set

#
# Target ARM            
#

#
# Integer unit                                           
#

#
# Cache system              
#

#
# Instruction cache                              
#
CONFIG_ICACHE_ASSO1=y
# CONFIG_ICACHE_ASSO2 is not set
# CONFIG_ICACHE_ASSO3 is not set
# CONFIG_ICACHE_ASSO4 is not set
CONFIG_ICACHE_SZ1=y
# CONFIG_ICACHE_SZ2 is not set
# CONFIG_ICACHE_SZ4 is not set
# CONFIG_ICACHE_SZ8 is not set
# CONFIG_ICACHE_SZ16 is not set
# CONFIG_ICACHE_SZ32 is not set
# CONFIG_ICACHE_SZ64 is not set
CONFIG_ICACHE_LZ4=y
# CONFIG_ICACHE_LZ8 is not set
# CONFIG_GENICACHE_LOCK is not set

#
# Data cache
#
# CONFIG_DCACHE_WRITEBACK is not set
CONFIG_DCACHE_WRITETHROUGH=y
CONFIG_DCACHE_ASSO1=y
# CONFIG_DCACHE_ASSO2 is not set
# CONFIG_DCACHE_ASSO3 is not set
# CONFIG_DCACHE_ASSO4 is not set
CONFIG_DCACHE_SZ1=y
# CONFIG_DCACHE_SZ2 is not set
# CONFIG_DCACHE_SZ4 is not set
# CONFIG_DCACHE_SZ8 is not set
# CONFIG_DCACHE_SZ16 is not set
# CONFIG_DCACHE_SZ32 is not set
# CONFIG_DCACHE_SZ64 is not set
CONFIG_DCACHE_LZ4=y
# CONFIG_DCACHE_LZ8 is not set
# CONFIG_GENDCACHE_LOCK is not set
# CONFIG_DCACHE_WB_SZ1 is not set
CONFIG_DCACHE_WB_SZ2=y
# CONFIG_DCACHE_WB_SZ4 is not set
# CONFIG_DCACHE_WB_SZ8 is not set
# CONFIG_DCACHE_WB_SZ16 is not set

#
# Amba bus           
#
CONFIG_AHB_DEFMST=0
# CONFIG_AHB_SPLIT is not set
# CONFIG_PERI_AHBSTAT is not set

#
# Peripherals        
#

#
# Memory            
#

#
#  Memory controller 
#
CONFIG_MCTRL_8BIT=y
CONFIG_MCTRL_16BIT=y
CONFIG_PERI_WPROT=y
CONFIG_MCTRL_WFB=y
CONFIG_MCTRL_5CS=y
CONFIG_MCTRL_SDRAM=y
CONFIG_MCTRL_SDRAM_INVCLK=y

#
#  On chip ram 
#
# CONFIG_AHBRAM_ENABLE is not set

#
# Serial            
#

#
# VHDL Debugging        
#
# CONFIG_DEBUG_UART is not set

#
# ARM debugging      
#

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.