OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [peripherals/] [mem/] [peri_mem_config.vhd] - Rev 2

Go to most recent revision | Compare with Previous | Blame | View Log

 
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
 
package peri_mem_config is
 
-----------------------------------------------------------------------------
-- Automatically generated by vhdl/peripherals/mem/config.pl from of .config
-----------------------------------------------------------------------------
 
constant CFG_PERIMEM_BUS8EN : boolean := true; -- enable 8-bit bus operation
constant CFG_PERIMEM_BUS16EN : boolean := true; -- enable 16-bit bus operation
constant CFG_PERIMEM_WENDFB : boolean := true; -- enable wen feed-back to data bus drivers
constant CFG_PERIMEM_RAMSEL5 : boolean := true; -- enable 5th ram select
constant CFG_PERIMEM_SDRAMEN : boolean := true; -- enable sdram controller
constant CFG_PERIMEM_SDINVCLK : boolean := true; -- invert sdram clock
 
type cfg_perimem_boottype is (perimem_memory, perimem_prom, perimem_dual);
 
constant CFG_PERIMEM_BOOT :  cfg_perimem_boottype := perimem_memory; -- select boot source
constant CFG_PERIMEM_BRAMRWS   	: unsigned(3 downto 0) := conv_unsigned(0, 4);	-- ram read waitstates
constant CFG_PERIMEM_BRAMWWS   	: unsigned(3 downto 0) := conv_unsigned(0, 4);	-- ram write waitstates
constant CFG_PERIMEM_SYSCLK   	: integer := 25000000;	-- cpu clock
constant CFG_PERIMEM_BAUD     	: positive := 19200;	-- UART baud rate
constant CFG_PERIMEM_EXTBAUD  	: boolean := false;	-- use external baud rate setting
constant CFG_PERIMEM_PABITS   	: positive := 11;	-- internal boot-prom address bits
 
constant CFG_PERIMEM_WPROTEN   	: boolean := true; -- enable RAM write-protection unit
 
-----------------------------------------------------------------------------
-- end of automatic configuration
-----------------------------------------------------------------------------
 
end peri_mem_config;
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.