OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [vhdl/] [tbench/] [tbench.vhd] - Rev 4

Compare with Previous | Blame | View Log

-- $(lic)
-- $(help_generic)
-- $(help_local)
 
-- use work.tbench_config.all;
 
configuration tbench of tbench_config is
  for behav 
    for all:  
      tbench_gen use entity work.tbench_gen(behav) generic map ( 
        msg2 => "2x128 kbyte 32-bit ram, 2x64 Mbyte SDRAM",
 	DISASS => 1,
	ramfile => "soft/tbenchsoft/armram.dat",
        romfile => "soft/tbenchsoft/armrom.dat"  -- rom contents
      );
    end for;
  end for;
end tbench;
 
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.