OpenCores
URL https://opencores.org/ocsvn/cpu65c02_true_cycle/cpu65c02_true_cycle/trunk

Subversion Repositories cpu65c02_true_cycle

[/] [cpu65c02_true_cycle/] [branches/] [avendor/] [doc/] [HTML/] [R65C02_TC/] [fsm_nmi/] [fsm_sm_csmContentFrame1.htm] - Rev 15

Compare with Previous | Blame | View Log

<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html>
<head>
   <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
   <title>R65C02_TC\fsm_nmi\fsm_sm_csm</title>
   <!-- Generated by HDL Designer -->
<!--    at 18:06:08 on 01.12.2008 -->
 
   <script language='javascript'>
 
   function pagesBtn() {
      return '';
   }
 
   function panelmenu() {
      return '';
   }
 
   </script>
 
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
 
<style type="text/css">
  td.odd    {border-bottom-width: 1px;border-top-width: 1px;
             border-left-width: 1px;border-right-width: 1px;
             border-style: solid;
             background-color: #EEEEEE}
  td.even   {border-bottom-width: 1px;border-top-width: 1px;
             border-left-width: 1px;border-right-width: 1px;
             border-style: solid;
             background-color: #FAFAFA}
  th.odd   {border-bottom-width: 1px;border-top-width: 1px;
             border-left-width: 1px;border-right-width: 1px;
             border-style: solid;
             background-color: #80CCCC}
  th.even  {border-bottom-width: 1px;border-top-width: 1px;
             border-left-width: 1px;border-right-width: 1px;
             border-style: solid;
             background-color: #90CCCC}
  pre.indent {position:relative;left: 10px;top: 0px}
</style>
</head>
 
<body>
<H4>Signal Status</H4>
<TABLE><TR><TD CLASS=odd>NAME</TD><TD CLASS=even>MODE</TD><TD CLASS=odd>SCHEME</TD><TD CLASS=even>DEFAULT</TD><TD CLASS=odd>RESET</TD></TR>
<TR><TD CLASS=odd>nmi_o</TD><TD CLASS=even>out</TD><TD CLASS=odd>Clocked</TD><TD CLASS=even>'0'</TD><TD CLASS=odd>'0'</TD></TR>
</TABLE>
<H4>Generation Settings</H4>
<TABLE>
<TR><TD CLASS=odd>Machine </TD><TD CLASS=even>  "csm", synchronous</TD></TR>
<TR><TD CLASS=odd>Encoding </TD><TD CLASS=even>  none</TD></TR>
<TR><TD CLASS=odd>Style </TD><TD CLASS=even>  case, 3 processes</TD></TR>
<TR><TD CLASS=odd>Clock</TD><TD CLASS=even> "clk_clk_i", rising</TD></TR>
<TR><TD CLASS=odd>Reset</TD><TD CLASS=even> "rst_rst_n_i", asynchronous, active low</TD></TR>
<TR><TD CLASS=odd>State variable type </TD><TD CLASS=even>  [auto]</TD></TR>
<TR><TD COLSPAN=2 CLASS=odd>Default state assignment disabled</TD></TR>
<TR><TD COLSPAN=2 CLASS=odd>State actions registered on current state</TD></TR>
</TABLE>
<H4>Architecture Declarations</H4>
<pre CLASS=indent>
</pre>
<H4>Global Actions</H4>
<dir><H4>Pre Actions:</H4>
<pre CLASS=indent>
</pre>
<H4>Post Actions:</H4>
<pre CLASS=indent>
</pre>
</dir><H4>Concurrent Statements</H4>
<pre CLASS=indent>
</pre>
<H4>State Register Statements</H4>
<pre CLASS=indent>
</pre>
<H4>VHDL Process Declarations</H4>
<dir><H4>Clocked Process:</H4>
<pre CLASS=indent>
</pre>
<H4>Output Process:</H4>
<pre CLASS=indent>
</pre>
</dir><H4>Package List</H4>
<pre CLASS=indent>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;</pre>
 
 
<SCRIPT SRC="../../scripts/is.js">
</SCRIPT>
<SCRIPT SRC="../../scripts/imageFrame.js">
</SCRIPT>
 
</body>
</html>
 
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.