OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [tags/] [update/] [project/] [isim.log] - Rev 9

Go to most recent revision | Compare with Previous | Blame | View Log

 command line:
   ./cpu_tbw_isim_beh.exe
     -intstyle  ise
     -ipchost  localhost
     -ipcport  1535

Fri Oct 20 22:37:54 2006

Total Line Count = 1281

 Elaboration time 0 sec.

 Estimate current memory usage 34.6849 Meg. 

 Total signals 146
 Total nets 128
 Total signal drivers 61
 Total blocks 20
 Total primitive blocks 16
 Total processes 80
ntrace select -o on -n /cpu_tbw/readio 
ntrace select -o on -n /cpu_tbw/writemem 
ntrace select -o on -n /cpu_tbw/writeio 
ntrace select -o on -n /cpu_tbw/inta 
ntrace select -o on -n /cpu_tbw/readmem 
ntrace select -o on -n /cpu_tbw/clock 
ntrace select -o on -n /cpu_tbw/waitr 
ntrace select -o on -n /cpu_tbw/reset 
ntrace select -o on -n /cpu_tbw/intr 
ntrace select -o on -n /cpu_tbw/UUT/cpu/addr 
ntrace select -o on -n /cpu_tbw/UUT/cpu/data 
ntrace select -o on -n /cpu_tbw/UUT/cpu/state 
ntrace select -o on -n /cpu_tbw/UUT/cpu/pc 
ntrace select -o on -n /cpu_tbw/UUT/cpu/carry 
ntrace select -o on -n /cpu_tbw/UUT/cpu/zero 
ntrace select -o on -n /cpu_tbw/UUT/cpu/parity 
ntrace select -o on -n /cpu_tbw/UUT/cpu/sign 
ntrace select -o on -n /cpu_tbw/UUT/cpu/auxcar 
ntrace select -o on -n /cpu_tbw/UUT/cpu/ei 
ntrace select -o on -n /cpu_tbw/UUT/cpu/sp 
ntrace select -o on -n /cpu_tbw/UUT/ramsel 
ntrace select -o on -n /cpu_tbw/UUT/romsel 
ntrace select -o on -n /cpu_tbw/UUT/bootstrap 
ntrace select -o on -n /cpu_tbw/UUT/intsel 
ntrace select -o on -n /cpu_tbw/UUT/intc/activep 
ntrace select -o on -n /cpu_tbw/UUT/intc/active 
ntrace select -o on -n /cpu_tbw/UUT/intc/edges 
ntrace select -o on -n /cpu_tbw/UUT/intc/polarity 
ntrace select -o on -n /cpu_tbw/UUT/intc/intr 
ntrace start 
run all 
Simulator is doing circuit initialization process.
Finished circuit initialization process.
run 10000 ns 
run 10000 ns 
run 10000 ns 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.