OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [cpu8080_tbw.xwv_bak] - Rev 11

Go to most recent revision | Compare with Previous | Blame | View Log

readmem_DIFF vsync_n vsync_n_DIFF 
waitr writeio writeio_DIFF writemem 
writemem_DIFF reset_n addr addr/testbench/addr     addr_DIFF    addr_DIFF/testbench/addr_DIFFb b/testbench/bb_DIFF b_DIFF/testbench/b_DIFFdata data/testbench/datag g/testbench/gg_DIFF  g_DIFF/testbench/g_DIFF!r "r/testbench/r!!#r_DIFF $r_DIFF/testbench/r_DIFF##$clock/testbench/clockhsync_n/testbench/hsync_nhsync_n_DIFF/testbench/hsync_n_DIFFinta/testbench/inta  inta_DIFF/testbench/inta_DIFFintr/testbench/intr intr_DIFF/testbench/intr_DIFFreadio/testbench/readioreadio_DIFF/testbench/readio_DIFF        readmem/testbench/readmem          
readmem_DIFF/testbench/readmem_DIFF


vsync_n/testbench/vsync_nvsync_n_DIFF/testbench/vsync_n_DIFF
waitr/testbench/waitr


writeio/testbench/writeiowriteio_DIFF/testbench/writeio_DIFFwritemem/testbench/writemem
writemem_DIFF/testbench/writemem_DIFFreset_n/testbench/reset_naddr/testbench/addr !"#        addr_DIFF/testbench/addr_DIFF$%&'()*+,-./01234b/testbench/b5678b_DIFF/testbench/b_DIFF9:;<data/testbench/data=>?@ABCDEg/testbench/gFGHI g_DIFF/testbench/g_DIFFJK1
Hb

)X

N
7
u
o/
P5
}B6
פ8
1;
^8<
?.B
l_C
 $H
MUI
N
.KO
[|P
AU
<rV
h\
ts
Uy
ܗ|
kگ
-ƻ
*


Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.