URL
https://opencores.org/ocsvn/cpu8080/cpu8080/trunk
Subversion Repositories cpu8080
[/] [cpu8080/] [trunk/] [project/] [testbench.drc] - Rev 11
Go to most recent revision | Compare with Previous | Blame | View Log
WARNING:PhysDesignRules:372 - Gated clock. Clock net select1/selectd/_and0000 issourced by a combinatorial pin. This is not good design practice. Use the CEpin to control the loading of data into the flip-flop.WARNING:PhysDesignRules:372 - Gated clock. Clock net select1/selecta/_and0000 issourced by a combinatorial pin. This is not good design practice. Use the CEpin to control the loading of data into the flip-flop.WARNING:PhysDesignRules:372 - Gated clock. Clock net select1/selectb/_and0000 issourced by a combinatorial pin. This is not good design practice. Use the CEpin to control the loading of data into the flip-flop.WARNING:PhysDesignRules:372 - Gated clock. Clock net select1/selectc/_and0000 issourced by a combinatorial pin. This is not good design practice. Use the CEpin to control the loading of data into the flip-flop.DRC detected 0 errors and 4 warnings.
Go to most recent revision | Compare with Previous | Blame | View Log