OpenCores
URL https://opencores.org/ocsvn/des/des/trunk

Subversion Repositories des

[/] [des/] [trunk/] [syn/] [bin/] [design_spec_ao.dc] - Rev 9

Compare with Previous | Blame | View Log

###############################################################################
#
# Design Specification
#
# Author: Rudolf Usselmann
#         rudi@asics.ws
#
# Revision:
# 5/10/01 RU Initial Sript
#
#
###############################################################################

# ==============================================
# Setup Design Parameters

set design_files {sbox2 sbox4 sbox6 sbox8 sbox1 sbox3 sbox5 sbox7 crp key_sel des}

set design_name des
set active_design des
 
# Next Statement defines all clocks and resets in the design
set special_net {clk}
 
set hdl_src_dir {../../rtl/verilog/common ../../rtl/verilog/area_opt}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.