OpenCores
URL https://opencores.org/ocsvn/diogenes/diogenes/trunk

Subversion Repositories diogenes

[/] [diogenes/] [trunk/] [examples/] [dec_eratost.asm] - Rev 236

Compare with Previous | Blame | View Log



ldi     l7, 0x03
lsi     l7, 0xe7
mov     l5, l7
stio    l5, [l5]
ldi     l4, 0
ldi     l0, 0
ldi     l1, 1
1:
  st    l0, [l4]
  adi   l4, 1
  brnz  l5, :1
  adi   l5, -1
  ldi   l4, 2
  mov   l5, l7
2:
  mov   l2, l4
3:
  add   l2, l2, l4
  cmpl  l6, l2, l5
  brz   l6, :4
  nop
  brnz  l6, :3
  st    l1, [l2]
4:
  adi   l4, 1
  nop
  cmpl  l3, l5, l4
  brnz  l3, :10
  ld    l3, [l4]
  nop
  brnz  l3, :4
  nop
  brz   l3, :2
  nop
10:
  ldi   l3, 1
@  stio  l3, [l3]
11:
  adi   l3, 1
  cmpl  l4, l3, l7
  brz   l4, :99
  ld    l5, [l3]
  nop
  brnz  l5, :11
  nop
  nop
  ldi   h4, 0x80
@  lsi   h4, 0
  lsi   h4, 0
@  lsi   h4, 0
  ldi   h1, 0
  LDL   h5, :40
  call  h6, <h5>
  nop
  stio  l3, [l0]
  lsi   h4, 0
32:
  cmpl  h0, h1, h4
  brnz  h0, :32
  adi   h1, 1
  brz   h0, :11
  nop
99:
  brnz  l1, :99
  nop
  nop
  nop
  nop
  nop
  nop
40:
  ldi h7, 0x3f
  lsi h7, 0xfe

  st  l4, [h7]
  adi h7, -1
  st  l5, [h7]
  adi h7, -1
  st  h1, [h7]
  adi h7, -1
  st  h0, [h7]
  adi h7, -1
  st  l0, [h7]
  adi h7, -1


ldi l4, 0xd1
lsi l4, 0x26
mov l5, l3


ldi h1, 100
pre_loop:
ldi h0, 0x63
add l5,l5,h1
count_loop:
sub l5,l5,h1
cmpl l0, l5, h1
brz l0, :count_loop
adi h0, 1
stio h0, [l4]
adi l4, 1
ldi l0, 10
xor l0,l0,h1
brnz l0, :pre_loop
ldi h1, 10
ldi h0, 0x64
add h0, h0, l5
stio h0, [l4]
 
pop:
  adi h7, 1
  ld  l0, [h7]
  adi h7, 1
  ld  h0, [h7]
  adi h7, 1
  ld  h1, [h7]
  adi h7, 1
  ld  l5, [h7]
  adi h7, 1
  ld  l4, [h7] 

  jump <h6>
  nop
  stop

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.