URL
https://opencores.org/ocsvn/dirac/dirac/trunk
Subversion Repositories dirac
[/] [dirac/] [tags/] [dirac_0_0_1_0/] [src/] [common/] [STORE_BLOCK.vhd] - Rev 14
Go to most recent revision | Compare with Previous | Blame | View Log
-- ***** BEGIN LICENSE BLOCK ***** -- -- $Id: STORE_BLOCK.vhd,v 1.1.1.1 2005-03-30 10:09:49 petebleackley Exp $ $Name: not supported by cvs2svn $ -- * -- * Version: MPL 1.1/GPL 2.0/LGPL 2.1 -- * -- * The contents of this file are subject to the Mozilla Public License -- * Version 1.1 (the "License"); you may not use this file except in compliance -- * with the License. You may obtain a copy of the License at -- * http://www.mozilla.org/MPL/ -- * -- * Software distributed under the License is distributed on an "AS IS" basis, -- * WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for -- * the specific language governing rights and limitations under the License. -- * -- * The Original Code is BBC Research and Development code. -- * -- * The Initial Developer of the Original Code is the British Broadcasting -- * Corporation. -- * Portions created by the Initial Developer are Copyright (C) 2004. -- * All Rights Reserved. -- * -- * Contributor(s): Peter Bleackley (Original author) -- * -- * Alternatively, the contents of this file may be used under the terms of -- * the GNU General Public License Version 2 (the "GPL"), or the GNU Lesser -- * Public License Version 2.1 (the "LGPL"), in which case the provisions of -- * the GPL or the LGPL are applicable instead of those above. If you wish to -- * allow use of your version of this file only under the terms of the either -- * the GPL or LGPL and not to allow others to use your version of this file -- * under the MPL, indicate your decision by deleting the provisions above -- * and replace them with the notice and other provisions required by the GPL -- * or LGPL. If you do not delete the provisions above, a recipient may use -- * your version of this file under the terms of any one of the MPL, the GPL -- * or the LGPL. -- * ***** END LICENSE BLOCK ***** */ library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; -- Uncomment the following lines to use the declarations that are -- provided for instantiating Xilinx primitive components. --library UNISIM; --use UNISIM.VComponents.all; entity STORE_BLOCK is Port ( LOAD_IN : in std_logic; SHIFT_IN : in std_logic; SHIFT : in std_logic; ENABLE : in std_logic; CLK : in std_logic; OUTPUT : out std_logic); end STORE_BLOCK; architecture RTL of STORE_BLOCK is component ENABLEABLE_D_TYPE port (DATA_IN, ENABLE, CLK: in std_logic; DATA_OUT: out std_logic); end component; signal LOAD_VALUE : std_logic; begin STORAGE: ENABLEABLE_D_TYPE port map(DATA_IN => LOAD_VALUE, ENABLE => ENABLE, CLK => CLK, DATA_OUT => OUTPUT); SELECT_VALUE: process(SHIFT,SHIFT_IN,LOAD_IN) begin if SHIFT = '1' then LOAD_VALUE <= SHIFT_IN; else LOAD_VALUE <= LOAD_IN; end if; end process SELECT_VALUE; end RTL;
Go to most recent revision | Compare with Previous | Blame | View Log