URL
https://opencores.org/ocsvn/eco32/eco32/trunk
Subversion Repositories eco32
[/] [eco32/] [trunk/] [fpga/] [experiments/] [memdelay/] [README] - Rev 297
Compare with Previous | Blame | View Log
This circuit implements a RAM simulation with adjustable
read/write delays. The test FSM allows verifying both
access times.