OpenCores

URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [experiments/] [memdelay/] [README] - Rev 301

Go to most recent revision | Compare with Previous | Blame | View Log

This circuit implements a RAM simulation with adjustable
read/write delays. The test FSM allows verifying both
access times.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.