OpenCores
URL https://opencores.org/ocsvn/ecpu_alu/ecpu_alu/trunk

Subversion Repositories ecpu_alu

[/] [ecpu_alu/] [trunk/] [alu/] [rtl/] [vhdl/] [compile.simili.files] - Rev 5

Compare with Previous | Blame | View Log

  ./source/boundary_scan/All/txt_util.vhd
  ./source/boundary_scan/All/bscan_pkg.vhd

  ./source/boundary_scan/All/var_register.vhd
  ./source/boundary_scan/All/var_register2.vhd
  ./source/boundary_scan/All/var_register2_negedge.vhd
  ./source/boundary_scan/All/var_register_sr.vhd          
  ./source/boundary_scan/All/register_1bit_sr.vhd
  ./source/boundary_scan/All/register_1bit_sr_negedge_triggered.vhd
  ./source/boundary_scan/All/register_1bit.vhd
  ./source/boundary_scan/All/register_1bit2.vhd
  ./source/boundary_scan/All/register_1bit2_negedge.vhd
  ./source/boundary_scan/All/register_1bit_negedge_triggered.vhd
  ./source/boundary_scan/All/register_1bit_negedge_triggered2.vhd

  ./source/boundary_scan/All/mux2to1_var.vhd
  ./source/boundary_scan/All/mux2to1_1bit.vhd
  ./source/boundary_scan/All/mux4to1_var.vhd
  ./source/boundary_scan/All/mux4to1_1bit.vhd
  ./source/boundary_scan/All/mux8to1_var.vhd
  ./source/boundary_scan/All/mux8to1_1bit.vhd


  ../ncvhdl/source/boundary_scan/All/bscan_cell.vhd
  ../ncvhdl/source/boundary_scan/All/ir_cell.vhd

  ../ncvhdl/source/boundary_scan/All/ir_reg_var.vhd
  ../ncvhdl/source/boundary_scan/All/ir_reg_4bit.vhd
  ../ncvhdl/source/boundary_scan/All/ir_reg_8bit.vhd

  ../ncvhdl/source/boundary_scan/All/bscan_controller_fsm.vhd
  ../ncvhdl/source/boundary_scan/All/bscan_datapath.vhd
  ../ncvhdl/source/boundary_scan/All/bscan_structure.vhd

#   New Files
# tristate buffer
  ../ncvhdl/source/boundary_scan/All/tristate_buffer.vhd
# flipper for bscs
  ../ncvhdl/source/boundary_scan/All/bidi_component.vhd

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.