URL
https://opencores.org/ocsvn/embedded_risc/embedded_risc/trunk
Subversion Repositories embedded_risc
[/] [embedded_risc/] [trunk/] [Verilog/] [MUX12.V] - Rev 27
Compare with Previous | Blame | View Log
/****************************************************************************************
MODULE: Sub Level Multiplexer Block
FILE NAME: mux12.v
VERSION: 1.0
DATE: September 28th, 2001
AUTHOR: Hossein Amidi
COMPANY: California Unique Electrical Co.
CODE TYPE: Register Transfer Level
Instantiations:
DESCRIPTION:
Sub Level RTL Multiplexer block
Hossein Amidi
(C) September 2001
California Unique Electric
***************************************************************************************/
`timescale 1ns / 1ps
module MUX12 ( // Input
A_in,
B_in,
A_Select,
// Output
Out
);
// Parameter
parameter AddrWidth = 24;
// Input
input [AddrWidth - 1 : 0] A_in;
input [AddrWidth - 1 : 0] B_in;
input A_Select;
// Output
output [AddrWidth - 1 : 0] Out;
//Dataflow description of MUX12
assign Out = A_Select ? A_in : B_in;
endmodule