URL
https://opencores.org/ocsvn/fluid_core_2/fluid_core_2/trunk
Subversion Repositories fluid_core_2
[/] [fluid_core_2/] [trunk/] [xilinx14.5 project/] [isim/] [tb_Test_Bed_isim_beh.exe.sim/] [work/] [m_00000000000231553728_0771761976.c] - Rev 4
Compare with Previous | Blame | View Log
/**********************************************************************/ /* ____ ____ */ /* / /\/ / */ /* /___/ \ / */ /* \ \ \/ */ /* \ \ Copyright (c) 2003-2009 Xilinx, Inc. */ /* / / All Right Reserved. */ /* /---/ /\ */ /* \ \ / \ */ /* \___\/\___\ */ /***********************************************************************/ /* This file is designed for use with ISim build 0x7708f090 */ #define XSI_HIDE_SYMBOL_SPEC true #include "xsi.h" #include <memory.h> #ifdef __GNUC__ #include <stdlib.h> #else #include <malloc.h> #define alloca _alloca #endif static const char *ng0 = "C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed.v"; static int ng1[] = {0, 0}; static int ng2[] = {1, 0}; static void Initial_17_0(char *t0) { char *t1; char *t2; char *t3; LAB0: t1 = (t0 + 2528U); t2 = *((char **)t1); if (t2 == 0) goto LAB2; LAB3: goto *t2; LAB2: xsi_set_current_line(17, ng0); LAB4: xsi_set_current_line(19, ng0); t2 = ((char*)((ng1))); t3 = (t0 + 1288); xsi_vlogvar_assign_value(t3, t2, 0, 0, 1); xsi_set_current_line(20, ng0); t2 = ((char*)((ng2))); t3 = (t0 + 1448); xsi_vlogvar_assign_value(t3, t2, 0, 0, 1); xsi_set_current_line(21, ng0); t2 = ((char*)((ng1))); t3 = (t0 + 1608); xsi_vlogvar_assign_value(t3, t2, 0, 0, 4); xsi_set_current_line(23, ng0); t2 = (t0 + 2336); xsi_process_wait(t2, 60000LL); *((char **)t1) = &&LAB5; LAB1: return; LAB5: xsi_set_current_line(24, ng0); t2 = ((char*)((ng1))); t3 = (t0 + 1448); xsi_vlogvar_assign_value(t3, t2, 0, 0, 1); goto LAB1; } static void Always_29_1(char *t0) { char t3[8]; char *t1; char *t2; char *t4; char *t5; char *t6; char *t7; unsigned int t8; unsigned int t9; unsigned int t10; unsigned int t11; unsigned int t12; char *t13; char *t14; char *t15; unsigned int t16; unsigned int t17; unsigned int t18; unsigned int t19; unsigned int t20; unsigned int t21; unsigned int t22; unsigned int t23; char *t24; LAB0: t1 = (t0 + 2776U); t2 = *((char **)t1); if (t2 == 0) goto LAB2; LAB3: goto *t2; LAB2: xsi_set_current_line(29, ng0); LAB4: xsi_set_current_line(30, ng0); t2 = (t0 + 2584); xsi_process_wait(t2, 50000LL); *((char **)t1) = &&LAB5; LAB1: return; LAB5: xsi_set_current_line(30, ng0); t4 = (t0 + 1288); t5 = (t4 + 56U); t6 = *((char **)t5); memset(t3, 0, 8); t7 = (t6 + 4); t8 = *((unsigned int *)t7); t9 = (~(t8)); t10 = *((unsigned int *)t6); t11 = (t10 & t9); t12 = (t11 & 1U); if (t12 != 0) goto LAB9; LAB7: if (*((unsigned int *)t7) == 0) goto LAB6; LAB8: t13 = (t3 + 4); *((unsigned int *)t3) = 1; *((unsigned int *)t13) = 1; LAB9: t14 = (t3 + 4); t15 = (t6 + 4); t16 = *((unsigned int *)t6); t17 = (~(t16)); *((unsigned int *)t3) = t17; *((unsigned int *)t14) = 0; if (*((unsigned int *)t15) != 0) goto LAB11; LAB10: t22 = *((unsigned int *)t3); *((unsigned int *)t3) = (t22 & 1U); t23 = *((unsigned int *)t14); *((unsigned int *)t14) = (t23 & 1U); t24 = (t0 + 1288); xsi_vlogvar_assign_value(t24, t3, 0, 0, 1); goto LAB2; LAB6: *((unsigned int *)t3) = 1; goto LAB9; LAB11: t18 = *((unsigned int *)t3); t19 = *((unsigned int *)t15); *((unsigned int *)t3) = (t18 | t19); t20 = *((unsigned int *)t14); t21 = *((unsigned int *)t15); *((unsigned int *)t14) = (t20 | t21); goto LAB10; } extern void work_m_00000000000231553728_0771761976_init() { static char *pe[] = {(void *)Initial_17_0,(void *)Always_29_1}; xsi_register_didat("work_m_00000000000231553728_0771761976", "isim/tb_Test_Bed_isim_beh.exe.sim/work/m_00000000000231553728_0771761976.didat"); xsi_register_executes(pe); }