URL
https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk
Subversion Repositories funbase_ip_library
[/] [funbase_ip_library/] [trunk/] [Altera/] [ip.hwp.cpu/] [nios_ii_sdram/] [hdl/] [onchip_memory_1.v] - Rev 147
Compare with Previous | Blame | View Log
//Legal Notice: (C)2012 Altera Corporation. All rights reserved. Your //use of Altera Corporation's design tools, logic functions and other //software and tools, and its AMPP partner logic functions, and any //output files any of the foregoing (including device programming or //simulation files), and any associated documentation or information are //expressly subject to the terms and conditions of the Altera Program //License Subscription Agreement or other applicable license agreement, //including, without limitation, that your use is for the sole purpose //of programming logic devices manufactured by Altera and sold by Altera //or its authorized distributors. Please refer to the applicable //agreement for further details. // synthesis translate_off `timescale 1ns / 1ps // synthesis translate_on // turn off superfluous verilog processor warnings // altera message_level Level1 // altera message_off 10034 10035 10036 10037 10230 10240 10030 module onchip_memory_1 ( // inputs: address, address2, byteenable, byteenable2, chipselect, chipselect2, clk, clk2, clken, clken2, reset, reset2, write, write2, writedata, writedata2, // outputs: readdata, readdata2 ) ; parameter INIT_FILE = "../onchip_memory_1.hex"; output [ 31: 0] readdata; output [ 31: 0] readdata2; input [ 8: 0] address; input [ 8: 0] address2; input [ 3: 0] byteenable; input [ 3: 0] byteenable2; input chipselect; input chipselect2; input clk; input clk2; input clken; input clken2; input reset; input reset2; input write; input write2; input [ 31: 0] writedata; input [ 31: 0] writedata2; wire [ 31: 0] readdata; wire [ 31: 0] readdata2; wire wren; wire wren2; assign wren = chipselect & write; assign wren2 = chipselect2 & write2; //s1, which is an e_avalon_slave //s2, which is an e_avalon_slave //synthesis translate_off //////////////// SIMULATION-ONLY CONTENTS altsyncram the_altsyncram ( .address_a (address), .address_b (address2), .byteena_a (byteenable), .byteena_b (byteenable2), .clock0 (clk), .clock1 (clk2), .clocken0 (clken), .clocken1 (clken2), .data_a (writedata), .data_b (writedata2), .q_a (readdata), .q_b (readdata2), .wren_a (wren), .wren_b (wren2) ); defparam the_altsyncram.address_reg_b = "CLOCK1", the_altsyncram.byte_size = 8, the_altsyncram.byteena_reg_b = "CLOCK1", the_altsyncram.indata_reg_b = "CLOCK1", the_altsyncram.init_file = INIT_FILE, the_altsyncram.lpm_type = "altsyncram", the_altsyncram.maximum_depth = 512, the_altsyncram.numwords_a = 512, the_altsyncram.numwords_b = 512, the_altsyncram.operation_mode = "BIDIR_DUAL_PORT", the_altsyncram.outdata_reg_a = "UNREGISTERED", the_altsyncram.outdata_reg_b = "UNREGISTERED", the_altsyncram.ram_block_type = "AUTO", the_altsyncram.read_during_write_mode_mixed_ports = "DONT_CARE", the_altsyncram.width_a = 32, the_altsyncram.width_b = 32, the_altsyncram.width_byteena_a = 4, the_altsyncram.width_byteena_b = 4, the_altsyncram.widthad_a = 9, the_altsyncram.widthad_b = 9, the_altsyncram.wrcontrol_wraddress_reg_b = "CLOCK1"; //////////////// END SIMULATION-ONLY CONTENTS //synthesis translate_on //synthesis read_comments_as_HDL on // altsyncram the_altsyncram // ( // .address_a (address), // .address_b (address2), // .byteena_a (byteenable), // .byteena_b (byteenable2), // .clock0 (clk), // .clock1 (clk2), // .clocken0 (clken), // .clocken1 (clken2), // .data_a (writedata), // .data_b (writedata2), // .q_a (readdata), // .q_b (readdata2), // .wren_a (wren), // .wren_b (wren2) // ); // // defparam the_altsyncram.address_reg_b = "CLOCK1", // the_altsyncram.byte_size = 8, // the_altsyncram.byteena_reg_b = "CLOCK1", // the_altsyncram.indata_reg_b = "CLOCK1", // the_altsyncram.init_file = "onchip_memory_1.hex", // the_altsyncram.lpm_type = "altsyncram", // the_altsyncram.maximum_depth = 512, // the_altsyncram.numwords_a = 512, // the_altsyncram.numwords_b = 512, // the_altsyncram.operation_mode = "BIDIR_DUAL_PORT", // the_altsyncram.outdata_reg_a = "UNREGISTERED", // the_altsyncram.outdata_reg_b = "UNREGISTERED", // the_altsyncram.ram_block_type = "AUTO", // the_altsyncram.read_during_write_mode_mixed_ports = "DONT_CARE", // the_altsyncram.width_a = 32, // the_altsyncram.width_b = 32, // the_altsyncram.width_byteena_a = 4, // the_altsyncram.width_byteena_b = 4, // the_altsyncram.widthad_a = 9, // the_altsyncram.widthad_b = 9, // the_altsyncram.wrcontrol_wraddress_reg_b = "CLOCK1"; // //synthesis read_comments_as_HDL off endmodule