URL
https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk
Subversion Repositories funbase_ip_library
[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.communication/] [ase_mesh1/] [1.0/] [ip_xact/] [ase_mesh1_top4.1.0.xml] - Rev 145
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><!-- Created by Kactus2 - Open source IP-Xact toolset --><!-- http://sourceforge.net/projects/kactus2/ --><!-- Date: 02.07.2012 --><!-- Time: 16:15:48 --><spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd"><spirit:vendor>TUT</spirit:vendor><spirit:library>ip.hwp.communication</spirit:library><spirit:name>ase_mesh1_top4</spirit:name><spirit:version>1.0</spirit:version><spirit:description>Top level for 2x2 32-bit ase_mesh1 NoC.</spirit:description><spirit:busInterfaces><spirit:busInterface><spirit:name>clock</spirit:name><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.busdef" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.absDef" spirit:version="1.0"/><spirit:slave/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>CLK</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>clk</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>port0</spirit:name><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2.absDef" spirit:version="1.0"/><spirit:master/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>STALL_IN</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall0_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_OUT</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data0_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_OUT</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd0_out</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>STALL_OUT</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall0_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_IN</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data0_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_IN</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd0_in</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>port1</spirit:name><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2.absDef" spirit:version="1.0"/><spirit:mirroredMaster/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>STALL_IN</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall1_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_OUT</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data1_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_OUT</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd1_out</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>STALL_OUT</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall1_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_IN</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data1_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_IN</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd1_in</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>port2</spirit:name><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2.absDef" spirit:version="1.0"/><spirit:mirroredMaster/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>STALL_IN</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall2_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_OUT</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data2_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_OUT</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd2_out</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>STALL_OUT</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall2_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_IN</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data2_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_IN</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd2_in</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>port3</spirit:name><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="pkt_codec_mk2.absDef" spirit:version="1.0"/><spirit:mirroredMaster/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>STALL_IN</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall3_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_OUT</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data3_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_OUT</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd3_out</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>STALL_OUT</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>stall3_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA_IN</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>data3_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>CMD_IN</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>cmd3_in</spirit:name><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>reset</spirit:name><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="reset.busdef" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="reset.absDef" spirit:version="1.0"/><spirit:slave/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>RESETn</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rst_n</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface></spirit:busInterfaces><spirit:model><spirit:views><spirit:view><spirit:name>hdl</spirit:name><spirit:envIdentifier>VHDL::</spirit:envIdentifier><spirit:fileSetRef><spirit:localName>DependedHDL</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>HDLSource</spirit:localName></spirit:fileSetRef></spirit:view></spirit:views><spirit:ports><spirit:port><spirit:name>clk</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd0_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd0_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd1_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd1_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd2_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd2_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd3_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>cmd3_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data0_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data0_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data1_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data1_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data2_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data2_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data3_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>data3_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rst_n</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall0_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall0_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall1_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall1_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall2_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall2_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall3_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>stall3_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>hdl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port></spirit:ports></spirit:model><spirit:fileSets><spirit:fileSet><spirit:name>HDLSource</spirit:name><spirit:group>sourceFiles</spirit:group><spirit:file><spirit:name>../vhd/ase_mesh1_router.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName><spirit:description>Router has connections to 4 neighbors and to IP. Neighbors are are named as compass points: north, east, south and west. Routing is fixed to YX routing and arbitration has fixed priorities among the input ports. Addresses are expressed as number of hops, e.g. 2 up and then 3 to the right.-- Flow control needs 2 bits downstream (da+av) and 1 upstream (stall)</spirit:description></spirit:file><spirit:file><spirit:name>../vhd/ase_mesh1.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName><spirit:description>Instantiate variable-sized network from rows*cols routers</spirit:description></spirit:file><spirit:file><spirit:name>../vhd/ase_mesh1_pkt_codec.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName><spirit:description>Combines the mesh network with packetizers.</spirit:description></spirit:file><spirit:file><spirit:name>../vhd/ase_mesh1_top4.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName><spirit:description>Creates a fixed size mesh (incl. packetizers)</spirit:description></spirit:file><spirit:defaultFileBuilder><spirit:fileType>vhdlSource</spirit:fileType><spirit:command>vcom</spirit:command><spirit:flags>-quiet -check_synthesis</spirit:flags><spirit:replaceDefaultFlags>false</spirit:replaceDefaultFlags></spirit:defaultFileBuilder></spirit:fileSet><spirit:fileSet><spirit:name>DependedHDL</spirit:name><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/log2_pkg.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/ase_noc_pkg.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/ase_dring1_pkg.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/ase_mesh1_pkg.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../../ip.hwp.storage/fifos/fifo_mk2/1.0/vhd/ram_1clk.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../../ip.hwp.storage/fifos/fifo_mk2/1.0/vhd/fifo_2clk.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/addr_gen.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/address_lut.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/addr_rip.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName><spirit:description>Converts the addresses received from NoC to IP. All transfers start with NoC address which can be optionally followed by (memory-mapped original) address.This unit rips (removed) the NoC address flit, if wanted. Moreover, this can replace the network address with original address (2nd flit). Or this doesn't do a thing but just forwards everything to IP.</spirit:description></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/addr_translation.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/cdc.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:file><spirit:name>../../../pkt_codec_mk2/1.0/vhd/pkt_codec_mk2.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">work</spirit:logicalName></spirit:file><spirit:defaultFileBuilder><spirit:fileType>vhdlSource</spirit:fileType><spirit:command>vcom</spirit:command><spirit:flags>-quiet -check_synthesis</spirit:flags><spirit:replaceDefaultFlags>false</spirit:replaceDefaultFlags></spirit:defaultFileBuilder></spirit:fileSet></spirit:fileSets><spirit:vendorExtensions><kactus2:extensions><kactus2:kts_attributes><kactus2:kts_productHier>IP</kactus2:kts_productHier><kactus2:kts_implementation>HW</kactus2:kts_implementation><kactus2:kts_firmness>Fixed</kactus2:kts_firmness></kactus2:kts_attributes></kactus2:extensions></spirit:vendorExtensions></spirit:component>