OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.communication/] [fh_crossbar/] [1.0/] [sim/] [simple_test_crossbar.do] - Rev 145

Compare with Previous | Blame | View Log




vlib work

vcom -check_synthesis -pedantic ../../basic_tester/vhd/txt_util.vhd
vcom -check_synthesis -pedantic ../../basic_tester/vhd/basic_tester_pkg.vhd
vcom -check_synthesis -pedantic ../../basic_tester/vhd/basic_tester_tx.vhd
vcom -check_synthesis -pedantic ../../basic_tester/vhd/basic_tester_rx.vhd

vcom -check_synthesis -pedantic ../../fifo/vhd/fifo.vhd
vcom -check_synthesis -pedantic ../../fifo/vhd/multiclk_fifo.vhd

vcom -check_synthesis -pedantic ../../packet_codec/vhd/addr_lut_pkg.vhd
vcom -check_synthesis -pedantic ../../packet_codec/vhd/addr_lut.vhd
vcom -check_synthesis -pedantic ../../packet_codec/vhd/pkt_counter.vhd
vcom -check_synthesis -pedantic ../../packet_codec/vhd/pkt_enc.vhd
vcom -check_synthesis -pedantic ../../packet_codec/vhd/pkt_dec.vhd
vcom -check_synthesis -pedantic ../../packet_codec/vhd/pkt_enc_dec.vhd
vcom -check_synthesis -pedantic ../../packet_codec/vhd/enc_dec_1d.vhd

vcom -check_synthesis -pedantic ../../crossbar/vhd/switch_matrix.vhd
vcom -check_synthesis -pedantic ../../crossbar/vhd/arbiter.vhd
vcom -check_synthesis -pedantic ../../crossbar/vhd/allocator.vhd
vcom -check_synthesis -pedantic ../../crossbar/vhd/io_block.vhd
vcom -check_synthesis -pedantic ../../crossbar/vhd/crossbar.vhd
vcom -check_synthesis -pedantic ../../crossbar/vhd/crossbar_with_pkt_codec_top.vhd

vcom -check_synthesis -pedantic simple_test_crossbar.vhd

vsim -novopt simple_test_crossbar

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.