OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.communication/] [n2h2/] [1.0/] [tb/] [setup_tb_n2h2_rx.do] - Rev 145

Compare with Previous | Blame | View Log

# Tests N2H2 reception 
#
# Compiles all files, starts simulation and adds signals to wave window
#
# The traffic is configured with following ASCII file formats:
#
# tbrx_conf_hibisend.dat : dest_agent delay_cycles num_of_words
#
# tbrx_conf_rx.dat       : mem_addr, noc_addr, irq_amount (=words to receive)
# tbrx_data_file.dat     : mem_addr, noc_addr, irq_amount (=words to receive)
#
#



quit -sim

vlib work

# HW files

vcom -check_synthesis -pedantic ../vhd/one_hot_mux.vhd
vcom -check_synthesis -pedantic ../vhd/step_counter2.vhd
vcom -check_synthesis -pedantic ../vhd/n2h2_rx_chan.vhd
vcom -check_synthesis -pedantic ../vhd/n2h2_rx_channels.vhd
vcom -check_synthesis -pedantic ../vhd/n2h2_tx_vl.vhd
vcom -check_synthesis -pedantic ../vhd/n2h2_chan.vhd


# TB files

vcom ./blocks/txt_util.vhd
vcom ./blocks/fifo.vhd
vcom ./blocks/tb_n2h2_pkg.vhd
vcom ./blocks/hibi_sender_n2h2.vhd
vcom ./blocks/avalon_cfg_reader.vhd
vcom ./blocks/avalon_cfg_writer.vhd
vcom ./blocks/avalon_reader.vhd
vcom ./blocks/sram_scalable_v3.vhd
vcom ./blocks/tb_n2h2_rx.vhd


# Start simulation

vsim -t 1ns -novopt work.tb_n2h2_rx
do ./blocks/wave_tb_n2h2_rx.do

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.